

# SAIA®PLC Programmable controllers

# Manual of the software level 1 H



English adition 06/704 E4

# **SOFTWARE LEVEL 1H**

PART D INTRODUCTION

PART E INSTRUCTION SET AND PROGRAMMING

PART F PROGRAMMING EXAMPLES



TABLE OF CONTENTS				
PART D	INTRODUCTION	Page		
D 1	General General	1D		
D 2	The program line	2D		
D 3 D 3.1 D 3.2	The operands Element addresses Step addresses	3D 3D 3D		
D 4 D 4.1 D 4.2 D 4.3	Further definitions The linkage line The accumulator = ACCU Normally-open/normally-closed contacts or high/low	4D 4D 4D 5D		
D 5 D 5.1 D 5.2 D 5.3 D 5.4	Programming methods Programming by ladder diagram Programming by logic diagram Programming by flowchart Combined programming by flowchart/logic or in accordance with Grafcet Programming with parallel programs	7D 7D 8D 9D 10D		
D 5.6 D 5.7	Programming with subroutines Address indexing (series processing)  INSTRUCTION SET AND PROGRAMMING	12D 13D		
E 1	Interrogation and linkage instructions	1E		
E 2	Switching instructions	8E		
E 3 E 3.1 E 3.2 E 3.3 E 3.4 E 3.5 E 3.6 E 3.7	Timing and counting instructions Transfer and arithmetic instructions Timers and counters Transfer instructions of binary and BCD-values External input of values in BCD-format Extended instructions STR, SCR Codes for arithmetic operations Summary of all instructions for timer and counter registers	12E 12E 13E 17E 18E 19E 20E 21E		
E 4	Jump and wait instructions	22E		
E 5	Auxiliary instructions	28E		
E 6	Indexing	30E		
E 7	PAS-instructions	35E		
E 8	Display instructions	39E		
PART F	PROGRAMMING EXAMPLES	1F		
Frocedure to	r solving a control problem by the introduction of a PLC	38F		



# PART D INTRODUCTION

Overview of the SAIA°PLC, system family PCA Brief overview of the manuals available Overview of the registers of the PCA family Basic instructions of the SAIA°PLC, software level 1 Additional instructions of software level 1H

D 1	General
D 2	The program line
D 3 D 3.1 D 3.2	The operands Element addresses Step addresses
D 4 D 4.1 D 4.2 D 4.3	Further definitions The linkage line The accumulator Normally-open/normally-closed contacts or high/low
D 5 D 5.1 D 5.2 D 5.3 D 5.4 D 5.5 D 5.6 D 5.7	Programming methods Programming by ladder diagram Programming by logic diagram Programming by flowchart Combined programming Programming with parallel programs Programming with subroutines Address indexing







# Overview of the SAIA°PLC, system family PCA

# System PCA

	Series PCAØ	Series PCA1	Series PCA2
Software level 3 Software level 2 + 32 word instructions for - arithmetics, ±9 digits - data transfer - word register			User memory BK program lines + 8K text character + 8K byte data 256 or 512 I/O
Software level 2 Software level 1H + serial data interface + date-time + data register + parameter instructions (soft- interrupt, FIFO, PID)	Standard and OEM-versions PCAG.M22 PCAG.M24 M22	PCA141 PCA147 PCA147 +C45  PCA141 PCA147 PCA147 +C45	PCA222cae
Software level 1H 32 basic instructions for  - timer and counter functions  - parallel programs and subroutines  - indexing etc.  20 additional instructions for  - arithmetics  - data transfer  - check-sum	Standard versions PCA@.M12 PCA@.M14  PCA@.M12 PCAG.M14  24/32 I/O 48/64 I/O User memory max. 4K program lines	PCA151 PCA156 PCA157 +C45  PCA151 PCA156 PCA157 +C45 M51M55M57C45  32 (56) 64 (112) 128 (224) I/O  User memory  max. 4K program lines	PCA221c39c39c39c39c39c39c39c39c39c34





# Basic instructions of the SAIA°PLC, software level (1H) Instructions of software level (1H)

Step (or line) address Instruction in numerical code

Element or jump address

OPERAND

Accumulators status indicator

STEP

LED display on SAIA PLC programming input unit









		Numerical code	Mnemo- code	Instruction	Description
	Logic Instructions	Ø1 Ø2	STH STL	Start High Start Low	Start link with interrogation / High of the element according to Low
人 .		Ø3 Ø4	ANH ANL	AND High AND Low	AND linkage of accu with High following elements interrogated on Low
		Ø5 Ø6	ORH ORL	OR High OR Low	OR linkage of accu with the following element interrogated on Low
		Ø7	XOR	Exclusive OR	Comparison of two elements
•		Ø8	NEG	Negate Accu	Negate (invert) status of accu
		Ø9 	DYN	Dynamic Control	Dynamic acts so that result of linkage affects accu for first cycle only
	Switching Instructions	1Ø	OUT	Set Output with Status of Accu	Set output or flag with the status of accu
		11 12	SEO REO	Set Output Reset Output	Set (latch) output or flag (if accu = 1) Reset (unlatch) output or flag (if accu = 1)
		13	C00	Complement Output	Interrogate output or flag and set it to the opposite state (if accu = 1)
	Timing and Counting Instructions	14*	STR*	Set Timer	Set timer to determined value and start it running (if accu = 1)
		15*	SCR*	Set Counter	Set counter to determined value (if accu = 1)
		17 18	INC DEC	Increment Counter Decrement Counter	
	Jump Instructions	2Ø	JMP	Unconditional Jum	p Unconditiónal jump to step address
		21 22	JIO JIZ	Jump if Accu is On Jump if Accu is Ze	
		23 24	JMS RET	Jump to Subrouting Return from Subro	
<b>14</b>	Wait Instructions	25 26	WIH WIL	Wait if High Wait if Low	Wait whilst interrogated element is / High
	Auxiliary Instructions	ØØ	NOP	No Operation	No operation
		19	SEA	Set Accu	Set accumulator status to 1
		16	SEI	Set Index	Set index register to operand value
		27 28	INI DEI	Increment Index Decrement Index	Increment   1 content of index register by 1   Decrement   f (until to the operand value)
		29**	PAS**	Program Assignme	
		3Ø	DOP	Display Operand	Display content of operand (if $accu = \emptyset$ )
		31	DTC	Display Timer or Counter	Display timer or counter value (if accu = 1)

<sup>\*</sup> Two line instruction (second line contains determined value)

<sup>\*\*</sup> Two line instruction (second line contains starting address of parallel programme)

# Additional instructions of software level 1H

	Mnemo code	Num. code	Instruction English	Description
Transfer instruc-tions	STR SCR	14 15	Set Timer Set Counter	
		19 20 21 22 23 24 25 26 31	> 2nd line	Enter 5 x 4 bits BCD  Output 5 x 4 bits BCD  Output 8 bits binary  Output 12 bits binary  Output 16 bits binary  Enter 8 bits binary  Enter 12 bits binary  Enter 16 bits binary  Transfer counter  or index register counter
Arithmetic instruc- tions	SCR	15 27 28 29 3Ø	Set Counter    2nd line	Add + Subtract - Multiply x Divide :
Indexing instruc-	SEI	16	Set Index	Set index register to preselected value
tions	INI DEI	27 28	Increment-Index Decrement-Index	Increment } the index re- Decrement } gister by 1

	Mnemo code	Num. code	Operand	Description
Special instruc-	PAS	29	18	Modification of the number of active parallel programs
tions (these are 2-line instructions)	PAS	29	30 38	Check sum

As evident from the previous pages, the instruction set of the entire SAIA°PLC family is <u>completely upwards compatible on 4 levels</u>.

Level  $\bigcirc$ 1, which includes 32 basic instructions, was reserved for the older series PCA13 and PCA210.

The lowest level today is (1H). On this level, 2Ø additional comfortable instructions are made available for series PCAØ, PCA15 and PCA221.


This intelligence level is described in this manual.

It is possible to write simple operating programs with just 5 instructions. In order to make full use of the entire level (H), however, timer and counter functions, parallel programs and subroutines as well as arithmetic functions can be performed.

The higher intelligence levels 2 and 3 of series PCA14, PCA222 and PCA232 comprise all the basic functions, so that programs of level 1H can still be used, should the requirements grow.

#### PART D INTRODUCTION

#### D 1 General



As has already been shown in the hardware introduction, the characteristics of the CPU are determined by the system routine of the  $\mu P$  system. The overall characteristic of the PLC is determined by the system routine. The user has no means of access to the system routine. Individual adaptation to the different process conditions takes place via the user program.

This user program is entered into the user memory in the problem-oriented SAIA°PLC language. It is programmed by means of various available programming devices.

The CPU (also known as the processor) is now capable of "reading" the user program and performing the instructions contained in it, such as e.g. interrogation of input states, their linking and transmission of the result to outputs, thus controlling the process in the desired manner.

According to the task in hand, the program can be prepared as required in accordance with one of the following control descriptions:

- Ladder diagram (circuit diagram)
- Logic diagram (signal flow diagram)
- Flowchart (sequence diagram)
- Function chart in accordance with DIN 44719 or GRAFCET (step control)


The different programming methods may be combined with one another.

#### D 2 The program line

Each instruction in the user program comprises 1 program line (in certain cases 2 or 10 lines). In addition to the line number or step address (STEP), a line also contains the instruction code (CODE) and the operand (OPERAND). The instruction code states "WHAT" sort of instruction is to be performed, whilst in the operand it is determined "WHERE" this instruction is to take effect.

Each program line comprises 16 bits, so that 1K = 10/24 program lines can be stored in a 16 K bit user memory (e.g. EPROM 2716).

Structure of the program or instruction line:



STEP The location of the instruction in the user memory is defined by the line number. Decimal numbering from  $\emptyset...2\emptyset47$  (2K) or  $4\emptyset95$  (4K).

CODE Depending on the programming unit the <u>instruction code</u> can be entered as a <u>3-character mnemocode</u> or as a <u>numerical code from  $\emptyset$  to 31</u>. The mnemocode is an abbreviation of the English term for the corresponding instruction. Therefore, it can be easily remembered and is internationally understood.

OPERAND Here, by means of jump instructions, the <u>element address</u> (input, output, timer, counter or flag) or the <u>target address</u> (line number) is entered.

Timer and counter instructions comprise 2 program lines. In the second line, the corresponding timer or counter value appears in the operand.

#### D 3 The operands

As has already been mentioned in the previous description, the operands are the so-called element addresses or step addresses (line number).

#### D 3.1 Element addresses

All addressable elements (inputs, outputs, timers, counters, non-retentive and retentive flag memories) are numbered decimally from  $\emptyset...999$ .

- The inputs and outputs in the form of interface modules can be plugged into the basic unit of the PLC. They are addressed either from the installation location (PCAØ and PCA1) or by means of a DIL switch (PCA2).

The address range can be assigned as required, alternatively however, only by means of an input or an output module. (An exception here is the PCA2.C3Ø extension rack, by means of which it is possible to attain 256 I + 256 0 = 512 I + 0).

It is only possible to interrogate the signal states of inputs.

Outputs can be set (switched on) and reset (switched off) and their signal status interrogated (exceptions for certain modules).

- <u>Timers and counters</u> are programmable registers which are located in the <u>CPU module</u>. They can be used alternately as timers or counters.
- Non-retentive and retentive flags are 1 bit storage cells which can be treated like outputs, e.g. they can be set or reset, and interrogated as to their signal state. Accordingly non-retentive and retentive flags are suitable for the storage of any information.

On the hardware side, these are also located in the CPU module in the form of a separate RAM memory. Because this RAM memory is provided with a back-up battery, the 235 retentive flags retain their information - even in the event of a power failure - for in excess of 1 month. Although the 477 non-retentive flags are likewise provided with a battery back-up, they are reset to the "L" signal state when the PLC is switched on. Therefore they act as zero voltage resetting flags.

Insertion of hardware bridge NVOL in the CPU module enables all 712 flags to become retentive, as well as all timers and counters.

#### D 3.2 Step addresses


The second type of operands are the step addresses or line numbers. These are required in connection with jump instructions. In this combination it can be determined to which point in the user program the jump is to be made. In order to cover the entire user memory, all step addresses from  $\emptyset$  to  $2\emptyset47$  can be used as operands.


Due to 2-line jump instructions provided for the more efficient CPUs (from intelligence level (IH) on, the step address range is increased to 8191 (8K).

#### D 4 Further definitions


#### D 4.1 The linkage line

An example using the ladder or logic diagram:






Program




A linkage line is a section of a program and consists of several instruction lines. It is a self-contained linkage of elements. It normally commences with a start instruction (STH or STL). The linkage is considered successful when the end result = 1, e.g. when, in our example outputs 032, 04 $\emptyset$  and 057 are activated (switched on).

An example with a timer:



Program



As the adjacent program shows, the above function comprises 2 linkage lines. In the first linkage line, input I8 is interrogated and on the basis of its signal state, the timer is set (comparable with a time relay control circuit). In the 2nd linkage line the timer signal state is transferred to output 048 (comparable with a time relay load circuit).

# D 4.2 The accumulator = ACCU


This memory is also located in the CPU and consists of a single storage position which can assume the logical status  $\emptyset$  or 1.

In order to process a complete linkage as far as an action instruction, the existing intermediate result of the linkage must be stored in the ACCU. At the end of a linkage the end result is present in the ACCU ( $\emptyset$  or 1). On the basis of this result the corresponding element (e.g. an output) is either not activated (ACCU =  $\emptyset$ ) or activated (ACCU = 1).


By means of the result stored in the ACCU following instructions can also be skipped (e.g. see jump instructions).

#### D 4.3 Normally-open/normally-closed contacts or high/low

A contact linkage as shown in the schematic diagram below is wired exactly in accordance with the schematic diagram:




If this problem is solved with a PLC, then each contact is led to an input. Linkage then takes place in the PLC processor and not by means of wiring. The above linkage suitable for a PLC is shown in the figure below:



A PLC cannot determine whether normally-open or normally-closed contacts are connected to its inputs. It does however determine whether a high signal (H) or a low signal (L) is applied to the input. These signal levels are accurately defined in the hardware section for each input interface. For a 24V input in source mode (normal case), it can be stated as a simplification that:

- where +24V is applied to the input -----> signal state "H" is produced - where  $\emptyset$ V is applied to the input ----> signal state "L" is produced



However the widely used method of representation using contact symbols can be used for programming the PLC as long as the following rules are observed. The following applies to source mode, e.g. with the contact at +24V:

- If a contact in its closed state assists a successful linkage, then the contact concerned must be interrogated if high or linked (normal case).
- If a contact in its open state assists a successful linkage, then the contact concerned must be interrogated if low or linked.

In addition to mechanical contacts these same considerations also apply to proximity switches and light barriers.

For the sake of uniformity it is standard practice to employ only normally open contacts. This is indeed correct for approximately 90% of the cases. With some special applications, however, the use of normally closed contacts is unavoidable for safety reasons. As a simplification it can be stated:

- A procedure must always be started by means of "apply voltage", while it is always stopped by switching off the supply.

In order to take these prior considerations into account, the interrogation and linkage instructions are always in pairs:

STH	STL
ANH	ANL
ORH	ORL
(WIH)	(WIL)
(JIO)	(JIZ)

"H":

This means that the input signals can in each case be interrogated if "H" or "L". Where the type of interrogation is in agreement with the actual signal status at the input, this is then processed as a logical "1" in the ACCU.

Signal states do not just apply to inputs but to all addressable elements:

```
Inputs
                            +24V applied (standard, source mode)
                      "L":
                            ØV applied (standard, source mode)
                      "H":
Outputs
                            output set = transistor on-state
                      "| ":
                            output not set = transistor blocked
                      "H":
Non-retentive/
                            set
                      " :
retentive flags
                            not set or reset
                      "H":
Timers
                            timer has been set and runs
                      "L":
                            timer has not been set or has run down
                      "H":
Counters
                            counter has been set and register content > \emptyset
                      "L":
                            counter has been not set or register content = \emptyset
```

## D 5 Programming methods


A programmable control provides a high degree of flexibility concerning the design and adaptation of the program. However as with traditional controls, the PLC does not take the control designer's responsibility of producing a clear description of the control task beforehand. According to type of process and the preference of the designer, this description is produced in the following manner.


Because the SAIA°PLC instructions set is so versatile, the most diverse control descriptions are suitable for use as models for a PLC program.

#### D 5.1 Programming by ladder diagram

#### Model:

# Program (instruction list):





#### Characteristics:

- ----> Instructions required STH, STL, ANH, ANL, ORH, ORL, OUT.
- The linkage is shown by contact symbols. The outputs receive the results of the prior AND/OR linkages.
- All program parts circulate in a cyclic fashion. This is termed a pure circulating program because it contains no wait and no conditional jump instructions.

#### Advantages:


- Simple program preparation with only 7 instructions for users of ladder diagrams.
- Well suited to monitoring tasks.
- Different linkage lines can be strung together almost as desired.

#### Disadvantages:


- Less suitable for sequential processes (sequence controls), because all parts which are inactive at a given time must be interlocked.
- Mor complex controls become extremely complicated in the ladder diagram form.
- Restricted instruction set.
- In the case of large programs a long reaction time.

#### D 5.2 Programming by logic diagram

#### Model:



# Program (instruction list):



# Characteristics:

- ----> Additional available instructions SEO, REO, COO, STR, SCR, NEG, DYN etc.
- The linkage is shown with function oriented logic symbols enabling the signal flow to be followed up in a similar fashion to the ladder diagram.
- All program parts circulate in a cyclic fashion (pure circulating program).

#### Advantages:


- The outputs can be set accumulating or non-accumulating.
- Well suited for monitoring tasks and pure logic programs.
- Since a large part of the instructions set can be used, even more complex problems are easily realizable.
- Different linkage lines can be strung together almost as desired.

#### Disadvantages:


- Less suitable for sequential processes (sequence controls), because all parts which are inactive at a given time must be interlocked.
- In the case of large programs a long reaction time.

# D 5.3 Programming by flowchart

#### Model:



#### Program in flowchart form:



#### Program in instruction list form:

	ADDR	NC	MNC	OPRD
	50	26	WIL.	1.
	51	01	STH	フ
	<b>一</b> 52	21	JIO	57
	53	01	STH	4
	<del> </del> 54	22	JIZ	57
	55	1.1	SEO	32
$\vdash$	<u> 56</u>	20	JMP	50
	<b>-</b> 57	12	REO	32
L	<del></del> 58	20	JMP	50

# **Characteristics:**

- ----> Special instructions WIH, WIL, JIO, JIZ
- Wait loops can be formed; these can be retained by the processor until the conditions for continuation are fulfilled.
- Branchings with conditional jump instructions are possible.
- This programming method is suitable for sequential processes (sequence controls).

#### Advantages:


- Simple programming, in accordance with the functions in the sequential process.
- This programming method is easily understood by the process engineers.
- Due to the wait loops, the program runs only as fast as the process itself. This results in simple commissioning and rapid trouble-shooting.
- Very short reaction times. They are very often determined only by the delay of the input interface.

#### Disadvantages:

- Monitoring functions must be incorporated in separate parallel programs.

# D 5.4 Combined programming by flowchart / logic or in accordance with Grafcet

The universal program language of the SAIA°PLC permits the preparation of a practice related step program by combining instructions.



step ] step 2 step 3 Model in accordance with dool dool dool action noitos condition condition 1 LEW conditional conditiona Flowchart Explanation return Flowchart: 38 256 50 in accordance with 00 of 1 5s function chart: 038 33 033 003 039 112 **T256**  $\sim$ Mode 1


Features: Flexibility is further enhanced owing to the use of logic instructions.

## D 5.5 Programming with parallel programs

Optimal conditions are attained with the use of parallel programs. Up to 16 parallel programs can be employed which are independent of one another and which run asynchronously. This means that different sequential functions of a machine (e.g. an automatic assembly machine) can be accommodated in different programs in accordance with the sequence plan and run step by step with the advance of the process.

Monitoring and continuously active functions are accommodated in a parallel circulating program.

#### Program structure:



- (A): PPØ (parallel program Ø) is a pure circulating program (without wait loops) with monitoring and continuously active functions.
- B: PP1 to (e.g.) PP6 are parallel sequence programs in the flowchart of different asynchronously circulating sequential functions.
- ©: PP7 is a brief, pure circulating program which contains a few functions requiring extremely short reaction times.

#### Characteristics:

----> Instruction PAS for program assignment.
See program structure for other characteristics.

#### Advantages:

- Sequential runs (with wait loops) and continuously active functions (monitoring, pure logic etc.) can be separately programmed in the most suitable way.
- Only that number of parallel programs are assigned as are required (max. 16).
- By means of appropriate software-interrupt facilities sequential programs can be stopped or started from the beginning at any time (PAS 18 instruction).

#### Disadvantages:

- In order to maintain rapid reaction times for continuously active functions, it is advantageous to process these in a separate short circulating program.

#### D 5.6 Programming with subroutines


----> Instructions required JMS and RET.

Frequently repeated parts of programs may be entered as subroutines.

Subroutines can be used in all the previously described program techniques, e.g. ladder diagram, logic diagram, flowchart or when using parallel programs.

Subroutines save memory capacity and programming time. Also, by using subroutines, programs are clearly subdivided into functional blocks (structured programming).

As many subroutines as desired can be activated, each subroutine available in up to three levels. It is only necessary to ensure that a jump is not made simultaneously into the same subroutines from different PPs.



# D 5.7 Address indexing (series processing)


----> Instructions SEI, INI, DEI

Whenever several elements (inputs, outputs, flags or timers) have to be processed in the same fashion (e.g. in monitoring circuits or with shift registers), the result is normally long programs of low linkage depth. If for instance, all 235 retentive flags are to be reset by pressing a pushbutton, 236 program lines would be required. By using address indexing the same task can be programmed with only 5 program lines.

#### Without indexing:

REO	1
REO	765
REO	766
REO	767
REO	768
REO	769
REO	77Ø
REO	
REO	997
REO	998
JMP	999

#### With indexing:



The indexing loop will run through 1 + 234 times, the element address (provided with 1000) being increased by 1 each time.

Note	s:		



NOP

No operation

NOP: No Operation ---> no operation

Instruction format:

Instruct	Operand	
Mnemo code	Numerical code	
NOP	ØØ .	Ø

Although this instruction is processed by the processor, no functions are initiated. Its purpose is to create spare places for additions to the program and to fill gaps in the program.

Program lines which become superfluous after an alteration can be overwritten (cleared) with NOP. Successive NOPs are obtained by the multiple actuation of the "Enter" pushbutton on the programming unit.

SEA

Set ACCU = 1

SEA: Set Accumulator = 1 ---> ACCU is set to 1

Instruction format:

Instruct	Operand	
Mnemo code	Numerical code	
SEA	19	Ø

The ACCU is set unconditionally to 1 with SEA. Therefore SEA is used before instructions which are only performed when ACCU = 1, e.g. before DTC.

Part F Example 8

#### E 6 Indexing

SEI INI DEI

Element addresses - indexing (series processing)

SEI: Set Index ---> set the index register to the <u>initial value</u> in accordance with operand

INI: Increment Index ---> increase index register by 1 up to the upper


final value in accordance with operand

<u>DEI:</u> Decrement Index ---> reduce index register by 1 down to the <u>lower</u> final value in accordance with operand

It is frequently necessary for series of inputs, outputs, flags, timers or counters must be treated in the same way (for example resetting of all retentive flags in accordance with D 5.7). In cases like this, long and time-consuming programs can be drastically shortened with the help of address indexing.

This is facilitated by the index register IR, which is a type of counter register having a capacity from  $\emptyset$  to 255\*. In three instructions enable the register content to be set or altered to the desired limiting value.

#### Example:




The CPU of PCA232 has index registers with a capacity of 1K  $(\emptyset...1\emptyset23)$  (see example d) at the end of this chapter).



<sup>\*)</sup> Each parallel program has its own index register, providing a total of 16. These registers lose their contents in the event of a power failure.

All element operands which are shown in the description in Part E with (i) can be indexed. The processor adds the existing reading of the index register to the element address shown in the operand.

An example should clarify this:



By activation of I7, outputs  $04\emptyset$  to 055 and additionally output 063 are to be activated.

The index register is set to initial value  $\emptyset$ .

SEI Ø

STH 7

OUT 1040

OUT 63

INI 15

Interrogation of input I7.

Indexing is initiated after output 040 by addition of the <u>number 1000</u>. In the first loop run, address 040 is not altered because the index register is first of all 0 (SEI 0). With the following runs the register content is each time increased by 1 by means of the instruction INI, so that outputs 041, 42, 43 to 55 are set one after the other.

Output 063 is directly addressed (without 1000), so the index register has no effect on this.

INI effects the increase of the register by 1 per run up to the value 15. As long as the register is <15, the ACCU has the value 1 after processing INI 15.


Therefore the conditional jump is performed until the loop is executed  $\emptyset$  to 15 times, e.g. 16 times, and all 16 outputs from 04 $\emptyset$  to 055 have been processed.



Part F

Examples: 15, 16, 17

#### Second example:



Inputs I10 to I0 are to activate outputs 060 to 050. The action is to take place in descending order by means of DEI.

The index register is set to the initial value 10 (10 - 0 = 10 or 60 - 50).

Both inputs and outputs are to be indexed; this taking place by the addition of 1000. The lowest addresses in the series are entered since initially the register content 10 is added. Therefore, firstly 110 is activated with 000, then 100 with 0000.

DEI causes the register value to be reduced by 1 for each run, until the given value  $\emptyset$  is reached.

When register value  $\emptyset$  = DEI  $\emptyset$  the ACCU is likewise  $\emptyset$ , so the indexing loop is now vacated.

#### Instruction formats:

Instructi	on code	Operand Operand		
Mnemo code	Numerical code	Description	Range	
SEI	16	Initial value (IØ) of the in- dex register	IØ = Ø255	
INI	27	Upper final value for incrementing indexation	1255 1)	
DEI	28	Lower final value for decrementing indexation	Ø254 <sup>2)</sup>	


- 1) By applying INI, the next index register value after 255 is Ø Ø (...254, 255, Ø, 1...)
- By applying DEI, the next index register value after Ø is 255 (...1, Ø, 255, 254).

#### Truth table:

Instruction	Effect on ACCU
SEI	Instruction sets ACCU = 1
INI	If register value ≠ operand> ACCU = 1 If register value = operand> ACCU = Ø
DEI	If register value ≠ operand> ACCU = 1 If register value = operand> ACCU = Ø

#### Summary of indexing

#### Indexing scheme:



#### a) Indexing with INI

- Register generally set to  $\underline{\text{value}}$   $\emptyset$  with SEI.
- The <u>lowest addresses</u> (+1000) of the elements to be indexed are used.
- The upper final value for INI is obtained from the <u>difference</u> between highest and lowest address which are to be indexed.

# b) Indexing with DEI

- Register generally set to <u>value</u> X with SEI.
   X = <u>difference</u> between highest and lowest addresses which are to be indexed.
- The <u>lowest addresses</u> (+1000) of the elements to be indexed are used.
- Generally  $\emptyset$  is used for the <u>lower final value</u> for DEI.

# Further programming facilities offered using indexing

This section only deals with indexing used for series processing. It is also possible however for the index register to be used so that e.g. subroutines act on other elements according to the status of the index register.

#### Example:

Closing I1 causes 045 to flash, closing I2 causes 050 to flash

#### Main program

*	****	****	****	*****	MAIN	FROGRAM
A	DDR	NC	MNC	OPRD		
_ <del>-</del>	700	01	STH	1		
l '	701	22	JIZ	704	<del>&gt;</del>	
11 '	702	16	SEI	0		
11:	703	23	JMS	710	$\Rightarrow$	
Lee-	704	01	STH	2		
,	705	04	ANL	1		
<b></b> `	706	22	JIZ	700	$\rightarrow$	
١ ٠	707	16	SEI	5		
i ·	708	23	JMS	710	$\Rightarrow$	
L `	709	20	JMP	700	>	

#### Subroutine

SUBROUTINE	====			=====	
	OPRD	MNC	NC	ADDR	
	256	STL	02	710	
	256	STR	14	711	
	3	00	00	712	
	1045	COO	13	713	
<del>&gt;</del>	0	RET	24	714	



# SEI, INI, DEI | Additional functions

SEI(16) iii Setting the index register

- a) iii =  $\emptyset$ ...255 The index register is set to value iii of the operand.
- b) iii = 256...319\* (for PCA232: 256...511) The index register is loaded by the contents of the addressed T/C = iii.
- INI(27) iii Incrementing index register by 1 DEI(28) iii Decrementing index register by 1
  - a) iii =  $\emptyset$ ...255 The index register is incremented or decremented as far as the given numerical value iii of the operand.
  - b) iii =  $\underline{256...319}$ \* (for PCA232: 256...511) The given value is located in the register of the addressed T/C = iii.

Please note: - All PLCs have 16 index registers, one for each parallel program.

- The counting capacity of these registers is limited to 255. If counter contents are to be transferred to the index register, it should not exceed 255. The maximum capacity of the IR of PCA232 is 10/23 (see example d).

#### General examples:

- a) C267 = 102 Following instruction SEI(16) 267 the index register contents will be 102 as well.
- b) C256 = 44
  Following instruction INI(27) 256 the increment limit value will be 44 as well.
- c)  $C26\emptyset = 10\emptyset$ , IR = 4 Following instruction SEI(16) 1256 the index register value will be  $10\emptyset$  (double indexing).
- d) If you need to load values higher than 255, you have to load a counter first.

Example: SCR 28 $\emptyset$  The value 8 $\emptyset$  $\emptyset$  is  $\emptyset$  $\emptyset$  8 $\emptyset$  $\emptyset$  loaded into the SEI 28 $\emptyset$  index register

<sup>\*)</sup> The operand range of counters depends on the hardware and firmware in use (see overview on page III).

#### E 7 PAS-instructions

PAS Ø ... PAS 15 Assignment of parallel programs (PP)

 $\underline{\mathtt{PAS:}}$  Program Assignment ---> assignment of the parallel program

Instruction format (two-line instruction):

Instruction code		Operand	
Mnemo code	Numerical code	Description	Range
PAS	29	Program number, consecutively from	Ø15
	ØØ	Program start address	Ø819Ø

1st line

2nd line

Where several programs run in parallel (maximum 16), then this information must be passed to the CPU right at the program start point. This is done by the assignment of the start addresses of all parallel programs which are to be processed, with the two-line instruction PAS.

The listing of the parallel programs in the assignment part must be continuous (with no numbers left out) from program number 1 in ascending order. The assignment part may usually only be run through once, immediately after switching on the PLC.

PPs may also be "reassigned" with the instruction PAS  $\emptyset...15$ . It is possible, for example, to reassign PP3 from start address 300 to start address 400 in any programm section.

Parallel program  $\emptyset$  does not have to be assigned. It is activated directly after assigning all parallel programs.

Chapter D 5.5 gives details of the PP design and structure. Processing of the individual PP is performed using the "Time Sharing" method. The processor changes from one PP to the next in accordance with precisely defined conditions.

#### Conditions causing a PP change

The following instructions cause a PP change:

- WIH, WIL (if the wait condition is fulfilled)
- JMP, JIO, JIZ, JMS, RET
- and every second or third STH or STL instruction

PAS Ø...15 is always executed irrespective of the ACCU status and does not alter the ACCU status.



Part F

Examples: 13, 18

# PAS 18 Limitation of the assigned parallel programs

All SAIA°PLC allow assignment of up to 16 parallel programs (PP) and running them in parallel. Up to now it has been necessary to reassign a PP to a dummy program loop if it was no longer required. However, no time could thus be saved during the execution of the remaining PPs.


However, it is now possible to limit a maximum number of active PPs with the PAS 18 instruction. After the PP assignment with PAS  $\emptyset$ ...max. 15 a limited number of PPs can be determined from a higher to a lower value in the user program at any place and as many times as desired.

Instruction code		Operand	
Mnemo code	Numerical code	Description	Range
PAS	29		18
	ØØ	Upper limit of the PP	PP115

1st line

2nd line

The PAS 18 instruction is always executed (irrespective of the ACCU status) and does not alter the ACCU status.



<sup>1)</sup> If a higher number than the PPs originally assigned is entered with PAS 18, no malfunction is caused. The inactive PPs 9...11, however, will require processing time in the system program.

PAS 30 PAS 31...38\*

"Check sum" of the system and user program

The "Check sum" function serves to establish the sum to check of the memory contents of the system program (PAS  $3\emptyset$ ) or user program (PAS 31...38). Thus, it can be ensured that the contents of the memories have not been changed.

After execution of the instruction:

ACCU = 1 if the reference value complies with the sum to check,  $ACCU = \emptyset$  if the reference value does not comply with the sum to check.

The instructions PAS 30...38 are always executed irrespective of the ACCU. If a change in memory contents has occurred, the user can take the measures which seem necessary to him: triggering an alarm, resetting the watchdog etc.

#### Check sum of the system program

Mnemo code	Numerical code	Operand
PAS	29	Always 3Ø
	ØØ	Always Ø

1st line
2nd line

# Check sum of the user program

Instruction code		Operand Operand	
Mnemo code	Numerical code	Description	Range
PAS	29	Program part 1.K8.K*	3138*
	XX	Reference value	xxxx

1st line

2nd line

The appropriate reference value for the sum to check of the user program is obtained by executing the respective PAS instruction in the operating mode STEP. The PCA displays this reference value on the programming unit for a few seconds. In the operating mode PROG, the corresponding reference value can then be introduced in the 2nd line.

Attention: execution of these instructions takes quite a long time: PAS  $3\emptyset \approx 28.\emptyset$ ms, PAS  $31...38 \approx 8.3$ ms (PCA232: PAS  $3\emptyset \approx 13.6$ ms, PAS  $31...38 \approx 9.5$ ms)

Therefore, use "Check sum" only if the sequence to be controlled allows it, e.g. when switching on the PLC, at the end of an operation cycle, etc.

<sup>\*)</sup> The check-sum of the user program is determined individually for every "K" program (see example on the following page).



It is recommended not to introduce this instruction into the user program until it has been completely developed and tested. Each program alteration, irrespective of whether the program was extended or reduced, causes alteration of the check sum and requires modification of the reference value.

Example: A 2K-user program must be executed upon switching on.

20	PAS	31	"Check sum"  1. K  "Check sum"  2. K
21	Ø9	825	
22	JIZ	35	
23	PAS	32	
24	Ø7	154Ø	
25	JIZ	35	
3Ø	C00	255	Main program with WD-monitoring
31	JMP	3Ø	
35 36	SEO JMP	15 35	Set alarm output outside the main program

### Procedure:

- After program input and test, select operating mode STEP
- Key in A 23 +
  - -> the reference value for the 2nd K (PAS 32) appears for approx. 20s
- Input of the reference value in operating mode PROG:

  A 24 ref. value +
- Same procedure for PAS 31

### E 8 Display instructions

D<sub>0</sub>P

Display of an operand

DOP: Display Operand ---> display of the number in the operand

### Instruction format:

Instruction	on code	Operano	
Mnemo code	Numerical code	Description	Range
DOP	3Ø	Whatever num- ber to be displayed	Ø2Ø47

DOP is an auxiliary instruction mainly used for commissioning and troubleshooting. A program can be written in such a way that when a particular process situation or a fault occurs, an identification number is displayed. This display is provided in "RUN" mode and is in the operand display of the programming unit or an operand display.

The display is maintained for 1s. If it is required for the display to be maintained for a longer period, the instruction DOP is to be processed at least once per second (mainly in a circulating program). DOP is only performed when a linkage was <u>not</u> successful (ACCU =  $\emptyset$ ).

Part F Example 14



DTC

## Display of a timer or counter reading

DTC: Display Timer or Counter ---> display of timer or counter value

Instruction format:

Instructio	n code	Operano	d
Mnemo code	Numerical code	Description	Range
DTC	31	Timer or counter address	256 319 * (i)

(i) = indexable

DTC is likewise a valuable auxiliary instruction for commissioning and trouble-shooting.

By means of DTC the timing of a timer or reading of a counter can be displayed on the programming unit or the operand display of the PCA in RUN mode (maximum display 9999).

The display is maintained for 1s. If it is required for the display to be maintained for a longer period, the instruction DTC must be processed at least once per second (mainly in a circulating program). DTC is only performed when ACCU = 1.

Part F

Examples: 8, 18



<sup>\*)</sup> Register structure see page III.

PARIF		PROGRAMMING EXAMPLES
Example	1 2 3 4 5 6 7 8 9	AND/OR linkage with ladder diagram AND/OR linkage with logic diagram EXOR linkages Linkages with function chart START/STOP circuit with self-holding Pulse divider (stepping switch) Off delay Increment/decrement counter Timer fleeting-on delay with external timing entry in BCD code Switch-on delay with flowchart AND linkage with flowchart
	12	Sequence control with and without subroutine
	13	Operation with parallel programs
	14	Monitoring circuit with fault display on programming unit
	15	İndexing
	16	Successive switching
	17	Small monitoring circuit
	18	Circulating program switch

### Programming examples with analog modules

- Output of analog voltage from 8 to 12 inputs
  Example of ramp voltage
  Output of BCD values via modules PCA1.W12 (8 bits)
- or W32 (12 bits)

  Reading an analog voltage into a counter register
- and display of the binary value with DTC On/off controller and floating controller (with analog module PCA1.W1.. or W3..)

### Practical example

- A practical example using an automatic drilling machine
- 24.1 Dimensioning the PLC
- 24.1.1 Functions
- 24.1.2 Number of I/O
- 24.1.3 Type of I/O
- 24.1.4 Memory capacity
- 24.1.5 Displays
- 24.2 Programming
- 24.2.1 Program structure
- 24.2.2 Step control plan in accordance with DIN
- 24.2.3 Program preparation

## Procedure for solving a control problem by the introduction of a PLC





### PART F PROGRAMMING EXAMPLES


After defining the instruction set 1H in part E, the following collection of examples shows their interrelation. These are mainly typical examples which explain functions and use of the individual commands. The last example being an overall program of a practical application.

I/O adressing has been selected so that all examples can be reconstructed on a PCA1 or PCA2 with the aid of a PCA2.S1Ø input simulation unit. Accordingly, the address range is as follows:

$$I = \emptyset ...31$$
  
0 = 32...63

## Example 1: AND/OR linkage with ladder diagram

### 1) Parallel branchings



Step	Instruct	Acting on		
	Description	In mnemo code (numerical)	element or step	resp. OPERAND
1Ø 11 12 13 14 15	Start with interrogate AND-linkage AND-linkage OR-linkage AND-linkage Transfer result Return to start	STH (Ø1) ANH (Ø3) ANH (Ø3) ORH (Ø5) ANH (Ø3) OUT (1Ø) JMP (2Ø)	I1 I2 I3 I4 I5 O32 STEP 10	1 2 3 4 5 32 10

 STEP
 WHAT
 WHERE


 1 2 3 4
 1 2 3 4


 STEP
 CODE
 OPERAND

### 2) OR has priority over AND


For combinations of OR and AND functions it is necessary to refer to a special feature explained by means of this example.

The following contact configuration must be programmed:






The circuit cannot be programmed in this way because in accordance with the definition, the OR function of a parallel circuit corresponds to the following linkage branch. Otherwise it would correspond to the following schematic diagram:




There are two ways of programming the circuit:

- By the intermediate storage of the OR result



**************************************			
ADDR NC	MNC	OPRD	
40 01	STH	2	INTERROGATE 12 IF H
41 05	ORH	3	PARALLEL SWITCHING OF 13; INTERROGATE IF H
42 10	OUT	500	STORE INTERMEDIATE RESULT IN A FLAG
43 01	STH	500	NEW LINKAGE LINE WITH INTERROGATION OF FLAG
44 03	ANH	1	AND - LINKAGE WITH I1; INTERROGATED IF H
45 10	OUT	32	ACCEPTANCE OF RESULT AT 032
46 20	JMP	40-	1

- By re-drawing the circuit as a directly programmable parallel circuit with continuous parallel branches.




The second I1 contact is only for programming purposes. In reality I1 only exists once, in the program however, it is interrogated twice.

ADDR	NC	MNC	OPRD		7
50	$\mathbf{O1}$	STH	1	START OF 1ST LINKAGE BRANCH	1
51	03	ANH	2		١
52	05	ORH	1	PARALLEL SWITCHING AND START OF 2ND LINKAGE BRANCH	١
53	03	ANH	3		1
54	10	OUT	32		1
55	20	JMP	50-	>	ı
					1
					_

### Example 2: AND/OR-linkage with logic diagram

### 1) AND function

Logic diagram:



Ladder diagram:


The logic diagram facilitates clear representation of the logical linkages and signal states.

Representation of the following functions in the ladder diagram is problematic. For this reason use is frequently made in practice of the symbolic contacts. Here, the linkage is performed (032 activated) when I1 and I2 = H and I3 = L.

```
ADDR NC
          MNC
                OPRD
  60 01
          STH
                       INTERROGATE I1 IF H
  61 03
          ANH
                       AND - LINKAGE SUCCESSFUL (ACCU = 1) WHEN I2 = H
  62 04
          ANL
                    3
                       AND - LINKAGE SUCCESSFUL (ACCU = 1) WHEN I3 = L
  63 10
          OUT
                  32
  64 20
          JMP
                  60→>
```

When programming with a logic diagram the non-inverted elements are interrogated and linked with STH, ANH, ORH, the inverted elements with STL, ANL, ORL.

### 2) AND/OR combined



```
ADDR NC
          MNC
                OPRD
  70 01
          STH
                    1
  71 03
          ANH
                    2
                    7
  72 04
          ANL
          ORL.
  73 06
                    6
                       NEW, PARALLEL LINKAGE BRANCH
  74 03
                    5
          ANH
  75 05
                    9
                       NEW, PARALLEL LINKAGE BRANCH
          ORH
  76 10
          OUT
                   32
  77 20
                   70->
          JMP
```

### Example 3: EXOR-linkages

### 1) Comparison for inequality of logical states

Two inputs must be compared. Where both have the same logical state the output must be = L. If they are  $\underline{\text{unequal}}$ , the output  $\underline{\text{must be}} = \underline{\text{H}}$  (activated).

```
ADDR NC
          MNC
                OPRD
  80 01
          STH
                       INTERROGATE II
                   1
  81 07
          XOR
                   2
                       EXOR-LINKAGE WITH 12
  82 10
          OUT
                  32
  83 20
          JMP
                  80 ->
```


## 2) Comparison for equality of logical states


As in example 1), however,

where inputs are  $\frac{\text{equal}}{\text{unequal}}$  ----> output = H (activated) where inputs are  $\frac{\text{equal}}{\text{unequal}}$  ----> output = L

```
ADDR NC
          MNC
                OPRD
  85 01
          STH
                   1
  86 07
          XOR
                   2
                       EXOR-LINKAGE
  87 08
          NEG
                   0
                       INVERSION OF ACCU CONTENT
          OUT
  88 10
                  32
  89 20
          JMP
                  85 ->
```

Example 4: Linkages with function chart






If both linkages were successful then with each program run, the output would be set at step address 93 and reset at address 96; such a procedure would result in the output 42 oscillating, however, this situation is prevented by an interlock via I6.

## Example 5: Start/Stop circuit with self-holding

### 1) With ladder diagram

The following is a classic protective switching technique:





Progra	ım:		
STH ORH OUT	1 5Ø 4ØØ	}	Start
STH ANH OUT	4ØØ Ø 5Ø	}	Stop

Where the hardware permits (not C3Ø slide-in units or B9Ø interfaces), output 05Ø can be directly included in the linkage. As the program illustrates, opening contact IØ links if "H" because 05Ø can only be activated if IØ is closed.

This programming method also safeguards against a wire breakage. If there is a break, for example in the lines from IØ, I1 or 050, 050 is always switched off.


### 2) With function chart





As with example 4, the set instruction is in this case also effective only when  $I\emptyset$  = H. If both pushbuttons are pressed, the reset instruction has priority due to the AND-linkage. In the form shown, this method also provides a safeguard against a wire break.

Example 6: Pulse divider (stepping switch)




```
ADDR NC
          MNC
 100 01
                    3- INTERROGATE I 3
          STH
 101 09
          DYN
                 500
                       SIGNAL-EDGE TRIGGERING; STORAGE IN FLAG 500
                        INTERROGATION OF 040 & INVERSION OF ITS STATUS
 102 13
          COO
                  40
 103 20
          JMP
                 100-
```

If the DYN instruction was omitted in this example, with switch I3 closed, output  $4\emptyset$  would be complemented on every program run; in this small loop, approximately  $3\emptyset\emptyset\emptyset$  times per second.

With DYN, output 40 would only be complemented on the first program run with I3 closed. Every subsequent run would have no further effect until the signal state of I3 has altered and another switching signal edge occurs (contact closes).

Example 7: Off delay




ADDR NC MNC	OPRD	
104 01 STH	7 INTERROGATE I	7
105 14 STR	256 SET TIMER	) 2 - LINE
106 00 00	75 TIME INPUT IN	1/10TH S ) INSTRUCTION
107 01 STH	256 INTERROGATE T	IMER
108 10 OUT	52 TRANSFER TO O	52
109 20 JMP	104 ->	

When I7 is closed the timer is set and its logical state becomes H. Timing does not commence until I7 is opened. (In practice timing starts immediately. However with I7 closed the timer is set again in the next program run after a few  $100\mu$ s and timing commences from the start until the signal is removed from I7, i.e. switch I7 is opened.)

If I7 is closed again during the timing, the timer is reset and restarted.






110 01 111 15	STH SCR		INTERROGATE IØ  SET COUNTER ) 2 - LINE  COUNTER READING ) INSTRUCTION
	DYN	500	INTERROGATE I1 SIGNAL-EDGE TRIGGERING: STORAGE IN FLAG 500 +1
	DYN	501	INTERROGATE 12 SIGNAL-EDGE TRIGGERING: STORAGE IN FLAG 501 -1
			INTERROGATE COUNTER (H WHILST COUNTER > Ø) ACCEPTANCE OF COUNTER READING AT 032
	DTC	256	SET ACCU = 1 DISPLAY OF COUNTER CONTENT IN OPERAND FIELD ->

For DTC the ACCU must be = 1 otherwise the counter reading display will be omitted.

Either SEA will be set before DTC (as in example) or the DTC instruction be taken at the start of the circulation loop because ACCU is always 1 after performance of the JMP instruction.

Example 9: Timer fleeting on delay with external timing entry in BCD code

Time range 1...99s adjustable externally via two BCD switches. Inputs I24...31 from BCD switch.



## BCD table


Binary signals at 4 inputs (BCD switch)						
	<b>/</b> I29	13Ø	_ <b>_</b> /	Decimal value		
23 = 8	2 <sup>2</sup> = 4	21 = 2	2ø = 1			
L L L	L L L	L L H	L H L H	Ø 1 2 3		
L L L	H H H	L L H	L H L	4 5 6 7		
H H	L L	L L	L H	8 9		

ADDR NC MNC	OPRD	
130 01 STH	1 0	INTERROGATE IØ
131 09 DYN	300	SIGNAL-EDGE TRIGGERING; TIMER ONLY SET IN 1ST CYCLE
132 14 STR	256	SET TIMER
133 17 17	31	EXTERNAL VALUE * 10 * 1/10THS S; ADDRESS N AT I31
		ì
134 01 STF	1 256	INTERROGATE TIMER
135 10 OUT	r 62	TRANSFER TO 062
136 20 JMF	° 130-	->


### Example 10: Switch-on delay with flowchart

Flowchart:

Ladder diagram:



The sequential time-switch program can be subdivided into different phases. A particular initiation criterion is assigned to each phase. The fulfilment of the appropriate conditions is awaited in a wait loop in order to perform the subsequent function.





ADDR NC	MNC	OPRD		
r <del>-</del> 140 26	WIL	5	INTITIATION CRITERION	) SEQUENCE PHASE
141 14	STR	260	ACTION	) A
142 00	00	120		
143 25	WIH	260	INITIATION CRITERION	) PHASE
144 11	SEO	37	ACTION	) B
145 25	WIH	5	INITIATION CRITERION	) PHASE
146 12	REO	37	ACTION	) C
L147 20	JMP	140-	->	

## Example 11: AND-linkage with flowchart


Combination of linkage and flowchart (without wait loops)

Models in ladder and logic diagram:






Example 12: Sequence control with and without subroutine



The flowchart illustrates the program sequence without subroutine. The parts of the program in brackets are repeated 6 times and it is advantageous to write these in the form of a subroutine.


JMP

## Main program



***	***	****	***** MAIN PROGRAM
ADDR	NC	MNC	OPRD
160	26	WIL	1 WAIT, IF I1 OPEN
161	11	SEO	32
162	11	SEO	34
163	23	JMS	182=> JUMP TO SUBROUTINE 182
164	12	REO	32
165	11	SEÓ	33
166	23	JMS	182=> JUMP TO SUBROUTINE 182
167	12	REO	33
168	23	JMS	182=> JUMP TO SUBROUTINE 182
169	11	SEO	32
170	11	SEO	33
171	12	REO	34
172	23	JMS	182=> JUMP TO SUBROUTINE 182
173	12	REO	32
174	11	SEO	34
175	23	JMS	182=> JUMP TO SUBROUTINE 182
176	12	REO	33
177	12	REO	34
178	23	JMS	182=> JUMP TO SUBROUTINE 182
179	20	JMP	160->

## Subroutine "182"






### Example 13: Operation with parallel programs

The program for controlling a machine with 2 manipulators and an indexing table is broken down into 4 parallel programs.


Parallel	program	Ø	Monitoring	Starting	step	address	25
Parallel			Manipulator 1	Starting	step	address	12Ø
Parallel			Manipulator 2	Starting	step	address	2ØØ
Parallel	program	3	Indexing table	Starting	step	address	27Ø

### Parallel program



```
ASSIGNING THE PARALLEL PROGRAMS
ADDR NC
           OPRD
       MNC
  0 29
       PAS
                ASSIGNMENT PP1
             1
  1 00
        00
            120
    29
       PAS
                ASSIGNMENT PP2
             2
  3
    00
        00
            200
  4
    29
       PAS
             3
                ASSIGNMENT PP3
  5 00
        00
            270
    20
       JMP
                 PPØ IS DIRECTLY ACTIVATED
             25.->
                PARALLEL PROGRAM Ø (MONITORING)
 25 01
       STH
 105 20
       JMP
             25 ->
120 01
       STH
             15
            120 ->
- 191 20
       JMP
200 01
       STH
            21
            200 ->
- 267 20
       JMP
270 01
       STH
             3
283 20
       JMP
            270 ->
```

Example 14: Monitoring circuit with fault display on programming unit




The inputs of groups 222, 333, 444 are monitored. Where a condition is not satisfied the lamp at output 40 goes out. The faulty group is then displayed on the programming unit.

ADDR.NC MNC -300 01 STH 301 05 ORH 302 10 OUT 303 30 DOP	OPRD 11 12 500 222	DISPLAY WHEN LINKAGE NOT COMPLETED (ACCU = 0)
304 01 STH 305 05 ORH 306 10 OUT 307 30 DOP	17 18 501 333	DISPLAY WHEN LINKAGE NOT COMPLETED
308 01 STH 309 05 ORH 310 10 OUT 311 30 DOP	22 23 502 444	DISPLAY WHEN LINKAGE NOT COMPLETED
312 01 STH 313 03 ANH 314 03 ANH 315 10 OUT 316 20 JMP	500 501 502 40 300-	->


## Example 15: Indexing

1st example with address indexing

Outputs 40...56 are switched on or off via input 15.



Number of indexing steps =  $56 - 4\emptyset = 16$ 




ADDR NC	MNC	OPRD
350 16		O SET INDEX REGISTER TO INITIAL VALUE Ø
r=351 01	STH	15 INTERROGATE INPUT 15
352 10	OUT	1040 SETTING OF INDEXED OUTPUT (40 + 1000 = 1040)
353 27	INI	16 INCREMENT INDEX REGISTER UP TO FINAL VALUE 16
354 21	JIO	351-> REPEAT INDEXING UNTIL ALL OUTPUTS 04Ø056 ARE
355 20	JMP	350-> SWITCHED


### Example 16: Successive switching

2nd example with address indexing.

When input  $\emptyset$  is closed, outputs 35...6 $\emptyset$  are to switch on in succession at  $\emptyset$ .2s intervals.

When input  $\emptyset$  reopens, outputs  $6\emptyset...35$  are to switch off in succession at  $\emptyset.1s$  intervals.






ADDR	NC	MNC	OPRD SWITCHING-ON PHASE
360	26	WIL	0
361	16	SEI	0
r=362	11	SEO	1035 35 + 1000 = 1035
363	14	STR	260
364	00	00	2
1.		WIH	
1 4			<b>25</b> 60 - 35 = 25
L-367	21	ΙΙΟ	362->
			SWITCHING-OFF PHASE
1		WIH	
			25  60  -  35  =  25
r <del>-</del> 370	12	REO	1035 35 + 1000 = 1035
371	14	STR	260
372		00	1
		WIH	
374		DEI	<u>-</u>
		JIO	
376	20	JMP	360->
I			

## Example 17: Small monitoring circuit

3rd example of address indexing.



Repeat 15 times

Basic program

STH	Ø
ANH	1
OUT	32
OUT	33

The whole basic program is indexed in this example.

```
ADDR NC
                 OPRD
           MNC
 380 16
           SEI
                    0
 381 01
                 1000
           STH
 382 03
           ANH
                 1001
 383 10
                 1032
           OUT
 384 10
           OUT
                 1033
                         ) DOUBLE INCREMENTATION AS INDEX MUST BE
 385 27
           INI
                   30
 386 27
           INI
                   30
                         ) INCREASED BY 2 STEPS (62 - 32 = 30)
-387 21
                  381<del>-></del>
           JIO
 388 20
           JMP
                  380->
```

### Example 18: Circulating program switch


- with variable speed
- with manual/automatic operation
- with step display

Task:


With IØ closed, program switch must run in accordance with diagram. The step time is set on BCD switches I24...31 from  $\emptyset.1...9.9s$ . If switch I4 is closed, step by step operation can be performed via pushbutton I7. Step numbers to be continuously displayed in the operand display.

Solution: Sequence program contained in addresses 402...425. Periodic interrogation for manual operation and waiting for step time are contained in subroutine 430. Step counting is by means of counter 280. Small parallel program 450 assigned in order to provide continuous display.

### Diagram:



IØ






		*****	***** ASSIGNMENT OF :
/01	~~	PAS OO	1 PARALLEL PROGRAM 1
****	***	****	***** MAIN PROGRAM PPO
403	15	SCR	280 STEP COUNTER  1
404	00	00	1
			STEP 1
405	23	JMS	430=> JUMP TO SUBROUTINE 430
l			STEP 2
406	11	SEO SEO	32
407	11	SEO	40
408	23	JMS	430=>
			STEP 3
409	12	REO	32
410	12	REO	40
411	11	SEO	36 430=>
		JMS	430=> STEP 4
413	11	SEN	40
413	7.7	TMS	40 430=>
414	<u> </u>	J113	STEP 5
11			
415	22	TMS	40 430=>
410			STEP 6
417	11	SEO	32 430=>
418	23	JMS	430=>
			SIEP /
			430=>
			STEP 8
420	12	REO	32
421	12	REO REO	36
422	11	SEO	47
423	23	SEO JMS	430=>
424	12	REO JMP	47
L-425	20	JMP	402-> START
1			CHOOLITAE 470
=====			===== SUBROUTINE 430
>430	02	SIL	4 MAN / AUTO
F431	22	714	437-> VARIABLE TIMER AUTO
430	1.	STR	256
432	14	21K	31
433			
434	17	ATL	280
433	7/	PET	280 0->
			MAN-OPERATION
		WIL	7
438	25	WIH	7
	17	INC	280
	24	RET	0->
++++	+++4	+++++	+++++ PP1 : DISPLAY
		DTC	
L 451			450->
L			

### Programming examples with analog modules

Addressing of the inputs and outputs was determined in such a way that all examples can be simulated making use of the same configuration of modules and units.

In all examples, programs are listed for the 8-bit module PCA1.W12 as well as for the 12-bit module PCA1.W32, which may be displayed alternately.


The configuration is the following:




<sup>\*)</sup> Module PCA1.W12 Z10 allows input voltages from 0...10V (instead of 0...5V).

### Example 19: Output of analog voltage from 8 to 12 inputs

The binary value formed from 8 or 12 inputs  $I\emptyset...I7$  or I11 must be output via analog output channel 022 or 017.



With module PCA1.W12 (8 bits or 7 bits)



With module PCA1.W32 (12 bits)


50 DTC 301 Display binary value of C301 SCR 301 Transfer from inputs to C301 
$$\frac{25}{\text{JMS}}$$
  $\frac{11}{\text{JMP}}$   $\frac{301}{\text{JMP}}$   $\frac{700}{\text{JMP}}$   $\frac{700}{\text{JMP}}$   $\frac{1}{\text{SO}}$   $\frac{1}{\text{S$ 

<sup>1)</sup> Subroutines see manual "Hardware series PCA1" module PCA1.W32 or W2..


### Example 20: Output of ramp voltage

A ramp voltage must be generated by incrementing a binary value of 8 or 12 bits.


With module PCA1.W12 (8 or 7 bits)



For W12, t is defined by timer 256. For W32, t (for 4096 runs) depends on the selected subroutine and the number of assigned parallel programs.



With module PCA1.W32 (12 bits)



<sup>1)</sup> Subroutines see manual "Hardware series PCA1" module PCA1.W3.. or W2..

## Example 21: Enter BCD-value of module PCA1.F12 and output it as analog value via modules PCA1.W12 (8 bits) or W32 (12 bits)

The 2-digit BCD-value of  $\underline{024}$  (of F12) is to be entered and output every  $\underline{2s}$  as analog voltage via channel  $\underline{022}$  or  $\underline{017}$  of the analog module. The corresponding binary value must be indicated on the operand display.

The outputs 05 and 012 should flash alternatingly according to the adjusted BCD-value (times 1/10s).

Program for PCA1.W12 (8 or 7 bits)

#### 


204	14	STR	277
2Ø5	ØØ	ØØ	2Ø
2Ø6	11	SE0	24
2Ø7	15	SCR	3Ø1
2Ø8	16	16	31
2019	12	RFO	24

22Ø	15	SCR	3Ø1
221	21	21	23
222	11	SE0	23
223	Ø5	ORH	22
224	12	REO	23

23Ø	Ø2	STL	278
231	14	STR	278

<sup>232 31 31 3</sup>Ø2 233 13 COO 12

## Flowchart



<sup>\*)</sup> For PCA1.W32 (12 bits)

214	15	SCR	3Ø1	BCD-value x 41


<sup>215 29 29 41</sup> (10V = 100 = 4096 or 4100)216 23 JMS 700 — Subroutine see manual Hardware PCA1.

<sup>233 13</sup> C00 12 234 Ø2 STL 12 235 1Ø OUT 5

<sup>235 1</sup>Ø OUT 5 236 2Ø JMP 2ØØ

chapter Hardwaremodule PCA1.W32 or W2

Example 22: Reading an analog voltage into a counter register and display of the binary value with DTC




<sup>\*)</sup> For subroutines refer to manual "Hardware series PCA1" (module PCA1.W32)


# Example 23: On/off controller and floating controller (with analog module PCA1.W1.. or W3..)

### Problem 23a: On/off controller

A nominal value must be predetermined via the two-digit BCD switch of <u>channel 024</u>. The actual value is entered via <u>channel 17</u> of the analog module. If the actual value is below the selected nominal value, <u>output 00</u> is activated, if it is above the nominal value <u>output 015</u> is activated. The actual value is to be displayed as  $\underline{BCD-value}$  ( $\emptyset\emptyset...99 \cong \emptyset...99$ ) in the operand display.

### Flowchart






4Ø6 4Ø7	15 29	SCR 29	$\begin{pmatrix} 31\emptyset \\ 41 \end{pmatrix}$	Convert BCD-value into binary value BCD * 41 (10V $\triangleq$ 100 $\triangleq$ 4096 $\triangleq$ 4100)
411 412	23 15	JMS SCR	5ØØ ⇒	Transfer actual value as binary value to C300
413 414	31 31	31 DTC	1	Copy C300 to 312 Display C312

## Additional problem 23b: Floating controller with time hysteresis

The <u>upper</u> and the <u>lower</u> limiting value of a floating controller must be entered via the 2-digit BCD-switch of 024 and 027. The actual value is entered via <u>channel 17</u> of the analog module. If it reaches the lower limiting value output 00 will be activated. If it reaches the upper limiting value <u>output 015</u> will be activated as soon as the period of 15 programmed as a hysteresis has elapsed. If the actual value does not exceed neither of both limiting values, output 012 will be active. The actual value is to be displayed as BCD-value in the operand display.


### Flowchart

Subroutine for time hyseresis:



### Solution 23b

For PCA1.W1.. (8 bits)



<sup>\*)</sup> If the time hysteresis exceeds one second, the actual value will not be displayed continuously because of the wait command.

<sup>\*\*)</sup> Use the routine of the previous example also for module PCA1.W3.. The addresses 406...414 must be adapted to the addresses 310...318.

## Example 24: A practical example using an automatic drilling machine

### Task

Both the mechanism and step diagram for an automatic drilling machine are specified. Part of the operating console is also specified. The extension, however, is dependent on the facilities offered by the selected PLC.

### General functional description (see drawing on next page)

Circular plates are automatically fed, eccentrically drilled and then ejected.

STEP 1: Plates are pushed out of the magazine into the drilling position with piston A and then clamped.

STEP 2: Drill motor switched on and drill lowered.

STEP 3: Drill raised after approximately 4s to remove swarf from hole.

STEP 4: Drill lowered once more until drilling depth reached.

STEP 5: Drill raised.

STEP 6: Drill motor switched off and piston A withdrawn.

STEP 7: Ejector piston C forward.

STEP 8: Ejector piston C back.

Recommence from step 1.

### Sensors

All piston end positions are signalled by sensors. Normally closed contacts are used for switching-off functions for wire breakage safeguard reasons. We have selected normally open contacts so that the functions can be more easily simulated.

The minimum magazine contents is also monitored by a sensor. The drill must be checked for breakage by a sensor at the start of each cycle, the machine being stopped where necessary.

### Operating console

In addition to the "Start" and "Stop Cycle" functions, there should also be the facility of resetting the program back to its starting point ("Reset Program"). Also, to prevent unintentional resetting it is necessary for the pushbutton "Stop" and "Reset" to be actuated twice.

Emergency stop is effected on the hardware side by a mushroom-type pushbutton acting directly on the main contactor (regulation).

A facility should be available for preselection of the desired number of items per order (100 to 10,000) with BCD switches. Input or alteration of the preselected number of items should be by means of a pulse switch.


For setting-up and maintenance purposes, a facility should be provided for the entire sequence to be run step by step.




It is desirable to display the number of remaining items and to find out in the event of a fault at which step the machine has stopped or which function is awaited.

The various functions should be signalled with lamps in accordance with the illustrations.

### Drawing shows sequence step 2



### Step diagram



<sup>\*</sup>Alternatively drill for 5 sec. or reaching limit position I2.

### 24.1 Dimensioning the PLC

### 24.1.1 Functions

In order to satisfy the imposed functions it is necessary to have sequence controls, timing and counting functions in addition to logical linkages. Also required are facilities for counter displays. A task of this scope poses no problems for any SAIA°PLCs.

### 24.1.2 Number of I/O

Because of the small number of I/O it is possible to use a PCA1. The I/O are listed on the sheet provided for this purpose. It must be noted that the I/O distribution can be in a matrix of 8 or, if required, 4 I/O.

Omitted in this example is the output for indicating magazine or drill monitoring. Solution: Since these displays occur relatively rarely, we use the same output and differentiate by means of continuous or flashing lamp. In this way we can find space on a PCA151.

### 24.1.3 Type of I/0

We select non-isolated 24VDC I/O modules with transistor outputs, selecting solenoid valves and lamps accordingly.

### 24.1.4 Memory capacity

As this program is not complex, we can calculate with a linkage depth of approximately 5. If we calculate the 8 inputs of the BCD switch as only 1 input, we obtain:

24 I+0 x linkage depth 5 = 120

 $24 + 0 \times 1$  inkage depth 5 = 120 memory locations.

These are easily accomodated in the 1K memory.

We require an external interface with relay for the 220VAC drill motor. 24VDC is advantageous on the input side for the use of proximity switches for the transmitters.

### 24.1.5 Displays

Using module PCA1.D11, the necessary displays can be provided without the loss of I/O.

	System: Automatic drilling	machin	2	
	Magazine empty or drill break (flashes)	31		a°pic
	Set item nr reached	30		
	Operate	29		
sole	Orill motor	28	gi	
COU	Piston C forward	27	PCA1.Alb	
Operating console	Lower drill	26	7 2	
erat	Piston A back	25		
o	Piston A forward	24		ا ۾ ا
		g 23	_	
		1 22	_	S ଅ
	o BC	2 21		S
Operating console	Preselection of nr of items via two BCD switches	3 20		
con	ζ , c , ti	ß 19	PCA1.E1D	
ing	tems ches	1 18	GA.	
erat	Prese of it switc	2 17	] "	
0		3 16		
		15		
	Step clearance	14		
	Auto/step by step	13		
o je	Display counter	12		
Operating console	Reset item counter	11	L PCA1.E1Ø	
- Bu	Reset Progr. (E9)	10	PCAI	
rat	Stop cycle	9	] -	73
Оре	Start cycle	8		PCA151
	Drill monitoring	7		
	Magazine min.	6		
	Piston C back	5	]	
	Piston C forwards	4		
	Orill up	3	PCA1.E1B	
	Drill down	2	PCA	
	Piston A back	1	] -	
	Piston A forward	Ø	7	

I/O assignment sheet



### 24.2 Programming


Experienced PLC engineers will find the narrative description together with the illustrations adequate for preparing the program or the flowchart.


The following steps are recommended for beginners:

### 24.2.1 Program structure

This is a sequential operation which is well suited to programming by means of a <u>flowchart</u>. For <u>continuously active functions</u> such as start/stop, displays etc. we select a circulating program as a parallel program.


The structure is as follows:





## 24.2.2 Step control plan in accordance with DIN

Where this method has already been used, the narrative description and step diagram can first be represented in this form. It will be noted that prior to step 1, a few additional steps are necessary for checking different functions. Only functions which have to be performed prior to each cycle run are the subject of these preliminary steps. Continuously active functions are in the circulating program PPØ.




### 24.2.3 Program preparation

The preparation of the <u>sequence program</u> can now be carried out very simply on the basis of the DIN plan. Because the step by step operation and the program step functions occur in like manner in each sequence step they are included in a subroutine. Here, however, it is important to note that dangerous functions are to be previously reset before waiting for the step controller, i.e. first all REO, then JMS and then SEO.

The <u>circulating program</u>, as already mentioned, includes the continuously active functions. The final section with the program resetting is of significance here. In order to bring the sequence program back to its start, all important outputs are reset indexed and the PP1 is then assigned to its starting address anew.

PROGRAM PRINT-OUT WITH COMMENT: THANKS TO PCA-ASSEMBLER				
*****	****	PP ASSIGNMENT		
ADDR NC MNC	OPRD			
0 00 NOP	0			
1 29 PAS	1			
2 00 00	50			
3 20 JMP	10-	>		
++++++++++	-++++	PARALLEL PROGRAM () (PPO)		
10 01 STH	8}	START/STOP CYCLE		
11 D3 ANH	9)			
12 11 SEO	29	"OPERATION" LAMP ON		
13 02 STL	9			
14 12 REO	29	"OPERATION" LAMP OFF		
1		SET ITEM COUNTER		
17 01 STH	11			
18 09 DYN	300			
19 15 SCR	257			
20 18 18	23			
21 02 STL	257			
22 10 OUT	30	"SET ITEM NUMBER REACHED" LAMP		
05 04 071		DISPLAY PRESELECTION		
25 01 STH	12			
26 31 DTC	257	ITEM NUMBER COUNTER DISPLAY		
27 08 NEG 28 31 DTC	0			
20 31 010	256	ITEM NUMBER COUNTER DISPLAY		
31 01 STH	10)	RESET PROGRAM TO START (REASSIGNMENT)		
32 04 ANL	9 }	DECET A		
33 09 DYN	301	RESET ?		
-34 22 JIZ	10->	>		
35 16 SEI	10 /			
r-36 12 REO		RESETTING OF THE OUTPUTS		
37 27 INI	7	INTERPRETATION OF THE OUTPUTS		
_38 21 JIO	36->	>		
39 29 PAS		REASSIGNMENT OF PP1		
40 00 00		& CONSEQUENT RESETTING		
41 20 JMP	10->			

### Program print-out in flowchart with PCA Assembler




91	26	/\ 0 +WIL 2+- \/	Sequence step 5 Drill down?
92	12	!REO 26!	Raise drill
93	23	/\ +JMS 110+ \/	<b>⇒</b>
94	26	! ! <+ /\ 0 +WIL 3+- \/	Sequence step 6 Drill up?
95	12	++	Drill motor off
96	23	! /\ +JMS 110+ \/	⇒
97 98	12 11	! !REO 24! !SEO 25!	Piston A back
99	26	/\ 0	Sequence step 7 Piston A back?
100	23	\/	<b>⇒</b>
101	11	! ++ !SEO 27! ++	Eject item
102	26	/\ 0	Sequence step 8 Piston C forward?
103	12	++	Piston C back
104	23	! /\ +JMS 110+ \/	⇒
105	18	! !DEC 257! +	Item counter -1
106	20	! +JMP 50+	

```
ADD :110, :114
        * START *
                   Subroutine for step by step
         1
110 01 !STH 13!
                     Step by step switch on?
         Į.
if no, jump
         ! <----+
/----\ 0
112 26 +WIL 14+-
                     if yes, await step release
       \----/
113 17 !INC 256!
                     Step counter +1
          1
114 24 +RET O+
       \----/
```

```
CROSS-REFERENCE OF SOME ELEMENTS AND
JUMP ADDRESSES FOR SUBROUTINE 110
              STEP COUNTER
ADD :0, :114, OPERAND :256
  28 31 DTC
        SCR
              256
  53 17 INC
              256
 57 17 INC
              256
66 15 SCR
113 17 INC
              256
              256
              STEP COUNTER
ADD :0, :114, OPERAND :257
  19 15 SCR
              257
  21 02
        STL
  26 31 DTC
              257
              257
 72 03 ANH
 105 18 DEC
              257
              SUBROUTINE 110
ADD :0, :114, OPERAND :110
  74 23 JMS
              110
  78 23 JMS
              110
  87 23 JMS
              110
 89 23 JMS
               110
  93 23
        JMS
              110
 96 23 JMS
              110
 100 23 JMS
               110
 104 23 JMS
              110
              OPERATION LAMP
ADD :0, :114, OPERAND :29
  12 11 SEO
               29
  14 12 REO
52 26 WIL
               29
               29
  71 03 ANH
              DRILLING MACHINE UPPER LIMIT SWITCH
ADD :0, :114, OPERAND :3
  69 03 ANH
  88 26 WIL
                3
  94 26 WIL
                3
```

Procedure for solving a control problem by the introduction of a PLC



Compile a specification for the overall process (where necessary with sketches, description of sequences, subdivision into process blocks etc.)


Outline design showing which operations are performed mechanically, pneumatically, hydraulically or electrically.

### PLC dimensioning

- Determine number of I and O (giving consideration to multiplexing facilities)
- Define I/O types (DC/AC, voltage, current)
- Determine design capacity of PLC (PCA1  $\leq$  112 I + 0, PCA2  $\geq$  96 I + 0), possible break down of the process between several PLCs, hierarchy)
- Determining the PLC modules (grids 8/16/32) giving consideration for a 10 - 20% reserve of I + 0
- Determine memory capacity in accordance with following rough guidelines
  - memory capacity = approx.  $5 \times no.$  of I/O memory capacity = approx.  $10 \times no.$  of I/O - simple control
  - average complexity
  - memory capacity = approx. 20 x no. of I/O - high complexity
- Check whether program can be operated with SAIA°PLC standard functions. Type PCA14 or PCA23 to be implemented where there is a requirement for universal arithmetic functions or comprehensive documentation facilities.
- Definitively determine memory type (Standard = EPROM).

### Ordering the PLC

Precise stipulation of PLC equipment including accessories such as cables, watchdog, external interfaces, display module, programming and simulation accessories.



### TASK SHARING

### Hardware

- Completion of detailed design
- Construction of mechanical components

On delivery of the PLC:

- Installation of the PLC into system
- Wiring the I/O
- Checking the I/O wiring with LED and "MAN" operating mode

### Program preparation

- Designation of the I/O
- Defining the program structure and programming methods for corresponding part programs (program modules)
- Compiling the program on paper (giving consideration for trouble-shooting using DOP, DTC and watchdog).

When programming location is already available or PLC has been delivered:

- Enter program (enter NOP for reserve and alterations)
- Test out program parts using simulators
- Rectify any faults
- Prepare provisional documentation
- Safeguard the program on EPROM

### Commissioning

- If simulated program test and I/O test were successful on "MAN" ---> switch on (where applicable isolate dangerous control elements, do not actuate start pushbutton immediately).
- Where step-by-step mode is provided (do not confuse with STEP mode), operate process in this manner initially.
- Check out automatic mode (where applicable also check dangerous operating circumstances such as wire breakage, simultaneous actuation of several pushbuttons, power failure or process breakdown).
- Where necessary correction of the program on RAM.
- If OK copy program on to EPROM in two sets, 1 set for operation, 1 set as a program safeguard.
- Update program documentation and add comments so that program can be understood by third persons.
- Compile trouble-shooting guidelines for maintenance personnel.

E N D

## Overview of the instruction set

Instruction	Chapter	Page
ANH	E1	3E
ANL	E1	3E
C00	E2	11E
DEC	E3	16E
DEI	E6	30E, 34E
DOP	E8	39E
DTC	E8	40E
DYN	E1	7E
INC	E3	16E
INI	E6	30E, 34E
JIO	E4	24E, 26E
JIZ	E4	24E, 26E
JMS	E4	25E, 26E
JMP	E4	23E, 26E
NEG	E1	6E
NOP	E5	29E
ORH	E1	4E
ORL	E1	4E
OUT	E2	9E
PAS Ø15	E7	35E
PAS 18	E7	36E
PAS 3Ø	E7	37E
PAS 3138	E7	37E
REO	E2	10E
RET	E4	25E
SCR	E3	14E, 19E
SEA	E5	29E
SEI	E6	30E, 34E
SEO	E2	10E
STH	E1	2E
STL	E1	2E
STR	E3	13E, 19E
WIH	E4	27E
WIL	E4	27E
XOR	E1	5E

#### SAIA AG

Industrial Electronics and Components 3280 Murten/Switzerland

Telephone 037 727 111 037 71 44 43 Telefax 942127 Telex

### **Further representatives**

**Belgique** Landis & Gyr Belge SA, Dépt. Industrie

Avenue des Anciens Combattants 190, B-1140 Bruxelles

2 02 244 02 11, Tx 65 930, Fax 02 242 88 31

**Danmark** Skandia-Havemann

Vallensbækvej 46, DK-2625 Vallensbæk
☎ 02 643333, Tx 33383, Fax 02 642245

Deutschland SAIA GmbH

Flinschstrasse 67, D-6000 Frankfurt 60

© 069 42 09 93-0, Ttx 69 99 375, Fax 069 42 56 54

Landis & Gyr BC SA España

Batalla del Salado 25, Apartado 575, 28045 Madrid

29 91 467 1900, Tx 22 976, Fax 91 239 44 79

France SAIA Sàrl

10, Blvd. Louise Michel, F-92230 Gennevilliers 2 1 4086 03 45, Tx 613 189, Fax 1 47 91 40 13

**Great Britain** A.S.A.P. Ltd.

Unit 15D, Compton Place, Surrey Avenue, Camberley, Surrey GU15 3DX

2 0276 691 580, Fax 0276 69 15 81

Italia SAIA S.r.I.

Via Cadamosto 3 20094 Corsico MI

**Nederland** Landis & Gyr BV, Div. Electrowater

Kampenringweg 45, Postbus 444, NL-2800 AK-Gouda ☎ 01820 65683, Tx 20657, Fax 01820 32437

Norge

Malthe Winje & Co A/S Cort Adelersgt. 14, Postboks 2440, Solli, N-0202 Oslo 2 ☎ 02 558640, Tx 19629, Fax 02 552211

Österreich COMECON Landis & Gyr Gesellschaft m.b.H

Breitenfurterstrasse 148, Postfach 9, A-1230 Wien

2 0222 842626-0, Tx 132706, Fax 0222 842626313

**Portugal** Infocontrol Electronica e Automatismo LDA.

Av. da Igreja No. 68–1° Esq., P-1700 Lisboa **2** 01 775161-65, Tx 63454, Fax 01 775687

Suomi OY Landis & Gyr AB **Finland** 

SF-02430 Masala

28 8 0 29 7 31, Tx 100 11 53, Fax 8 0 29 7 5 5 31

Sverige Beving Elektronik AB

St. Eriksgatan 113a, Box 21104, S-10031 Stockholm

2 08 15 17 80, Tx 10 040, Fax 08 33 68 63

USA After sales services; Maxmar Controls Inc.

99 Castleton Street, Pleasantville, New York 10570-3403

2 914 747 3540, Fax 914 747 3567

**Australia** 

Landis & Gyr (Australia) Pty Ltd 411 Ferntree Gully Road, P.O. Box 202, Mount Waverley, Vic. 3149 & 3 544-2322, Tx 32244, Fax 3 5437496

**Argentina** 

Electromedidor S.A.I. y C. Defensa 320, RA-1065 Buenos Aires **2** 1 337125, Tx 23377, Fax 1 3319582

