

**PCD2.B160 & PCD3.B160  
Digital Input&Output-module with 16 I/O**

<b>0</b>	<b>Content</b>	
0.1	Document-History .....	0-2
0.2	Trademarks .....	0-2
<b>1</b>	<b>Module Overview</b>	
<b>2</b>	<b>Hardware</b>	
2.1	I/O connection.....	2-2
2.2	LED signalization .....	2-2
2.3	General technical data on inputs and outputs.....	2-3
2.4	Technical data on inputs .....	2-3
2.5	Input wiring.....	2-3
2.6	Technical data on outputs .....	2-4
2.7	Output wiring.....	2-4
2.8	Label Editor.....	2-5
2.9	Bloc Diagram .....	2-6
2.10	Precautions .....	2-7
<b>3</b>	<b>Configuration in PG5 device Configurator</b>	
<b>4</b>	<b>Media Mapping</b>	
4.1	Symbol name & description .....	4-1
4.1.1	RdDigitalIO.....	4-1
4.1.2	RdOutputError.....	4-1
4.1.3	WrDigitalOutput.....	4-1
<b>5</b>	<b>Direct input or output access in IL</b>	
5.1	Symbol name & description .....	5-1
5.1.1	RD_DIGITAL_IO_0TO15 .....	5-1
5.1.2	MASK_RD_DIGITALOUTPUT_0TO15 .....	5-1
5.1.3	RD_OUTPUT_ERROR_0TO15 .....	5-2
5.1.4	RD_FIRMWARE_VERSION .....	5-2
5.1.5	RD_MODULE_STATUS.....	5-3
5.1.6	WR_DIGITAL_OUTPUT_0TO15.....	5-3
5.2.	Error PCD XOB 13.....	5-4
<b>6</b>	<b>Direct input or output access in IL</b>	
<b>A</b>	<b>Appendix</b>	
A.1	Icons .....	A-1
A.2	Address for Saia-Burgess Controls AG.....	A-2

## 0.1 Document-History

Version	Published	Changed	Remarks
EN01	2011-11-01 2011-12-08		First Edition Published
EN02	2011-12-16	Ch5.1	IL example
EN03	2013-08-15	entire	Logo and name changed
ENG04	2018-01-31	Ch2	Except slot #15 instead of slot #7
ENG05	2023-03	Ch2	Added a new section "2.10. Precautions"

## 0.2 Trademarks

Saia PCD® and Saia PG5®  
are registered trademarks of Saia-Burgess Controls AG.

Technical changes are subject to the state of technology

Saia-Burgess Controls AG, 2023. © All rights reserved.

Published in Switzerland

# 1 Module Overview

The configurable digital in- and output module offers on smallest space the possibility to configure 16 I/Os in groups of four either as in- or as output.

1

In terms of expandability and maximum space usage this modules leaves no wishes

- Module current consumption: 120 mA from the +5V Bus
- Input: typ. 24 VDC
- Input filter: 0.2/8 ms configurable
- Galvanic isolation: none
- Outputs: 0.25 A / 18 ...30 VDC
- Protection against short circuit
- I/O connector type K
- Configuration with PG5 Device Configurator (Service Pack 2)

## Compatibility:

- FW 1.16.52 or higher
- PG5 2.0 official release PG5 V2.0.210 or higher
- Supported platforms PCD3, PCD2.M5\_ and PCD1.M2\_

## 2 Hardware

The configuration of the I/O is done in groups of four.







Following combinations are possible:

16O/0I, 12O/4I, 8O/8I, 4O/12I, 0O/16I

The I/O module can be placed on any slot of a PCD1.M2\_, PCD2.M5\_, PCD3.M and their corresponding IO-Extension modules (except slot 15 because of the watch dog - I/O address 255).

**2**

**2.1 I/O connection**

PCD2	PCD3	Description	
X0 IO 0...7	X0 IO 0...7	Connector X0 Type K	
			
		I/O_0 0	1 I/O_1
		I/O_2 2	3 I/O_3
		I/O_4 4	5 I/O_5
		I/O_6 6	7 I/O_7
GND 8	9 24 V		
X1 IO 8...15	X1 IO 8...15	Connector X1 Type K	
			
		I/O_8 0	1 I/O_9
		I/O_10 2	3 I/O_11
		I/O_12 4	5 I/O_13
		I/O_14 6	7 I/O_15
GND 8	9 24 V		

X0		X1		Description:
0	IO_0	0	IO_8	Mixed In-/Output
1	IO_1	1	IO_9	Mixed In-/Output
2	IO_2	2	IO_10	Mixed In-/Output
3	IO_3	3	IO_11	Mixed In-/Output
4	IO_4	4	IO_12	Mixed In-/Output
5	IO_5	5	IO_13	Mixed In-/Output
6	IO_6	6	IO_14	Mixed In-/Output
7	IO_7	7	IO_15	Mixed In-/Output
8	GND	8	GND	GND extern
9	24V	9	24V	+24 V extern

**2.2 LED signalization**

The module has 16 LEDs. Each channel has its own LED.

## 2.3 General technical data on inputs and outputs


Internal current consumption:(from +5 V bus)	120 mA
Internal current consumption:(from V+ bus)	4 mA
External current consumption:	22 mA (for driver) at 24 V (without load current)
Terminal	Type K (Part No. 4 405 5048 0)

2

## 2.4 Technical data on inputs

Number of inputs	16, source operation, not isolated (in groups of 4)
Input voltage	typ. 24 VDC
Input current	typ. 3 mA at 24 VDC
Input delay	8 ms (default) or 0.2 ms (configurable)
Overvoltage protection	Transient Suppressor Diode 39 V

## 2.5 Input wiring




The supply pins of each connector must be powered.  
Be careful of the power polarity.

## 2.6 Technical data on outputs

Number of outputs:	16, source operation, not isolated (in groups of 4)
Voltage range:	18...30 VDC
Output current:	250 mA per channel
Total module current:	2 A
Output delay (on/off):	typ. 2 $\mu$ s
Inductive loads:	Transient Suppressor Diode 39 V
Short circuit proof:	Yes

## 2.7 Output wiring



The supply pins of each connector must be powered.  
Be careful of the power polarity.

**Fuse:** It is recommended that each supply connection should be separately protected with a fast-blow (S) fuse. The value depends on the application.




**2.8 Label Editor**

for PCD2.B160		for PCD3.B160		
B160	I/O 0	<u>B160</u>	<u>I/O 0</u>	
	I/O 1		<u>I/O 1</u>	
	I/O 2		<u>I/O 2</u>	
	I/O 3		<u>I/O 3</u>	
	I/O 4		<u>I/O 4</u>	
	I/O 5		<u>I/O 5</u>	
	I/O 6		<u>I/O 6</u>	
	I/O 7		<u>I/O 7</u>	
	I/O 8		<u>I/O 8</u>	
	I/O 9		<u>I/O 9</u>	
	I/O 10		<u>I/O 10</u>	
	I/O 11		<u>I/O 11</u>	
	I/O 12		<u>I/O 12</u>	
	Slot# 1	I/O 13		<u>I/O 13</u>
		I/O 14		<u>I/O 14</u>
I/O 15			<u>I/O 15</u>	
		<u>Slot# 1</u>		

2

2.9 Bloc Diagram

2



## 2.10 Precautions

The 16 channels of the module are divided into 4 groups of four channels each. It's possible to define for each of the 4 groups if the 4 channels of the group are configured as input or as output.

The I/O definition of the 4 groups is saved permanently into flash memory on the PCDx.B160.

At power-up, the I/O definition is loaded from flash memory, and the channels are configured accordingly as input or outputs.

When downloading the PG5 application program, the input/output configuration of the PCDx.B160 defined in the PG5 device configurator is saved permanently on the flash memory of the PCDx.B160.

All channels of the PCDx.B160 are defined as factory delivery setup as inputs.



### ATTENTION

The PCDx.B160 modules can be damaged if the I/O configuration of the PCDx.B160 is changed and the PCDx.B160 is wired and if 24 VDC is applied to the I/O.

If the I/O's of the PCDx.B160 are configured as outputs, and the configuration for this group of 4 channels is changed to inputs, 24 VDC is applied to one I/O of that group. Following the loading of the application program, all four channels in the group will be damaged, leaving the four channels unusable. .

To avoid the damage:

1. Power off the 24VDC of the PCD and the PCDx.B160
2. Remove the 2 I/O terminals from the PCDx.B160
3. Power on the 24VDC of the PCD
4. Load the modified PG5 device configuration and the PG5 application program.
5. Match the wiring of the PCDx.B160 I/O terminals to the loaded I/O configuration.
6. Plug-in the 2 I/O terminals to the PCDx.B160

If the configuration of the PCDx.B160 device is not changed, then it's possible to download modified user programs without removing the IO plugs each time.

### 3 Configuration in PG5 device Configurator

<table border="1"> <tr> <td>Media Mapping For Inputs, Outputs</td> <td>Yes</td> </tr> </table>	Media Mapping For Inputs, Outputs	Yes	<p>To use values of this module in Fupla programming the media mappig must be active.</p>								
Media Mapping For Inputs, Outputs	Yes										
<table border="1"> <tr> <th colspan="2">Channels Direction</th> </tr> <tr> <td>Direction Channels 0 To 3</td> <td>Output</td> </tr> <tr> <td>Direction Channels 4 To 7</td> <td>Input</td> </tr> <tr> <td>Direction Channels 8 To 11</td> <td>Input</td> </tr> <tr> <td>Direction Channels 12 To 15</td> <td>Input</td> </tr> </table>	Channels Direction		Direction Channels 0 To 3	Output	Direction Channels 4 To 7	Input	Direction Channels 8 To 11	Input	Direction Channels 12 To 15	Input	<p>The channel direction defines whether the four data points are used as input or output.</p>
Channels Direction											
Direction Channels 0 To 3	Output										
Direction Channels 4 To 7	Input										
Direction Channels 8 To 11	Input										
Direction Channels 12 To 15	Input										
<table border="1"> <tr> <th colspan="2">Filter</th> </tr> <tr> <td>Input Filter Enabled</td> <td>Yes</td> </tr> </table>	Filter		Input Filter Enabled	Yes	<p>Filter for the inputs: yes = 8 ms (default) no = 0.2 ms</p>						
Filter											
Input Filter Enabled	Yes										
<table border="1"> <tr> <th colspan="2">Media Mapping Read Error Output Detection</th> </tr> <tr> <td>Media Type</td> <td>Flag</td> </tr> <tr> <td>Number Of Media</td> <td>16</td> </tr> </table>	Media Mapping Read Error Output Detection		Media Type	Flag	Number Of Media	16	<p><b>Output error flag</b></p> <p>These flags indicate an error on the outputs. The flags are always set by two. When a corresponding flag is set, the output is in high-impedance.</p> <p>example: if the Output Error Detection flags equal: 0000000000000011</p> <p>That indicates an error on I/O 0 or I/O 1 like an over-current or short circuit. These outputs are in high-impedance.</p>				
Media Mapping Read Error Output Detection											
Media Type	Flag										
Number Of Media	16										

3

Per default all channels of the modules act as input. They are configured during the power-up sequence of the PCD CPU.

After a first use, the module configuration is saved into flash memory and is loaded at power-up.



To use the PCDx.B160 module no F-Boxes are needed.

In order to optimize the memory used on a PCD it is possible to delete the unused symbols in the media mapping window. After compilation no flag or register will be assigned to the unused symbols:

Example: I/O 0...3 => Inputs & I/O 4...7 => Output with Output Error detection


<p>Inputs 0...3</p> <p>Delete the symbols that are not assigned to inputs.</p>	<table border="1"> <thead> <tr> <th>S_IO.Slot0.RdDigital0</th> <th>F [16]</th> <th>0</th> <th></th> <th>Public</th> <th>S_IO</th> </tr> </thead> <tbody> <tr><td>I0.Slot0.RdDigital00</td><td>F</td><td>S_IO.Slot0.RdDigital0 + 0</td><td>Read digital I/O 0 [usa.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.RdDigital01</td><td>F</td><td>S_IO.Slot0.RdDigital0 + 1</td><td>Read digital I/O 1 [usa.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.RdDigital02</td><td>F</td><td>S_IO.Slot0.RdDigital0 + 2</td><td>Read digital I/O 2 [usa.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.RdDigital03</td><td>F</td><td>S_IO.Slot0.RdDigital0 + 3</td><td>Read digital I/O 3 [usa.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Read digital I/O 4 [usa.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Read digital I/O 5 [usa.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Read digital I/O 6 [usa.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Read digital I/O 7 [usa.</td><td>Public</td><td>S_IO</td></tr> </tbody> </table>	S_IO.Slot0.RdDigital0	F [16]	0		Public	S_IO	I0.Slot0.RdDigital00	F	S_IO.Slot0.RdDigital0 + 0	Read digital I/O 0 [usa.	Public	S_IO	I0.Slot0.RdDigital01	F	S_IO.Slot0.RdDigital0 + 1	Read digital I/O 1 [usa.	Public	S_IO	I0.Slot0.RdDigital02	F	S_IO.Slot0.RdDigital0 + 2	Read digital I/O 2 [usa.	Public	S_IO	I0.Slot0.RdDigital03	F	S_IO.Slot0.RdDigital0 + 3	Read digital I/O 3 [usa.	Public	S_IO		F		Read digital I/O 4 [usa.	Public	S_IO		F		Read digital I/O 5 [usa.	Public	S_IO		F		Read digital I/O 6 [usa.	Public	S_IO		F		Read digital I/O 7 [usa.	Public	S_IO
S_IO.Slot0.RdDigital0	F [16]	0		Public	S_IO																																																		
I0.Slot0.RdDigital00	F	S_IO.Slot0.RdDigital0 + 0	Read digital I/O 0 [usa.	Public	S_IO																																																		
I0.Slot0.RdDigital01	F	S_IO.Slot0.RdDigital0 + 1	Read digital I/O 1 [usa.	Public	S_IO																																																		
I0.Slot0.RdDigital02	F	S_IO.Slot0.RdDigital0 + 2	Read digital I/O 2 [usa.	Public	S_IO																																																		
I0.Slot0.RdDigital03	F	S_IO.Slot0.RdDigital0 + 3	Read digital I/O 3 [usa.	Public	S_IO																																																		
	F		Read digital I/O 4 [usa.	Public	S_IO																																																		
	F		Read digital I/O 5 [usa.	Public	S_IO																																																		
	F		Read digital I/O 6 [usa.	Public	S_IO																																																		
	F		Read digital I/O 7 [usa.	Public	S_IO																																																		
<p>Output Error 4...7</p> <p>Delete the media &amp; address that are not assigned to the outputs .</p>	<table border="1"> <thead> <tr> <th>S_IO.Slot0.RdOutputError</th> <th>F [16]</th> <th>16</th> <th></th> <th>Public</th> <th>S_IO</th> </tr> </thead> <tbody> <tr><td></td><td>F</td><td></td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.RdOutputError4</td><td>F</td><td>S_IO.Slot0.RdOutputError + 4</td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.RdOutputError5</td><td>F</td><td>S_IO.Slot0.RdOutputError + 5</td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.RdOutputError6</td><td>F</td><td>S_IO.Slot0.RdOutputError + 6</td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.RdOutputError7</td><td>F</td><td>S_IO.Slot0.RdOutputError + 7</td><td>Error detection on outp.</td><td>Public</td><td>S_IO</td></tr> </tbody> </table>	S_IO.Slot0.RdOutputError	F [16]	16		Public	S_IO		F		Error detection on outp.	Public	S_IO		F		Error detection on outp.	Public	S_IO		F		Error detection on outp.	Public	S_IO		F		Error detection on outp.	Public	S_IO	I0.Slot0.RdOutputError4	F	S_IO.Slot0.RdOutputError + 4	Error detection on outp.	Public	S_IO	I0.Slot0.RdOutputError5	F	S_IO.Slot0.RdOutputError + 5	Error detection on outp.	Public	S_IO	I0.Slot0.RdOutputError6	F	S_IO.Slot0.RdOutputError + 6	Error detection on outp.	Public	S_IO	I0.Slot0.RdOutputError7	F	S_IO.Slot0.RdOutputError + 7	Error detection on outp.	Public	S_IO
S_IO.Slot0.RdOutputError	F [16]	16		Public	S_IO																																																		
	F		Error detection on outp.	Public	S_IO																																																		
	F		Error detection on outp.	Public	S_IO																																																		
	F		Error detection on outp.	Public	S_IO																																																		
	F		Error detection on outp.	Public	S_IO																																																		
I0.Slot0.RdOutputError4	F	S_IO.Slot0.RdOutputError + 4	Error detection on outp.	Public	S_IO																																																		
I0.Slot0.RdOutputError5	F	S_IO.Slot0.RdOutputError + 5	Error detection on outp.	Public	S_IO																																																		
I0.Slot0.RdOutputError6	F	S_IO.Slot0.RdOutputError + 6	Error detection on outp.	Public	S_IO																																																		
I0.Slot0.RdOutputError7	F	S_IO.Slot0.RdOutputError + 7	Error detection on outp.	Public	S_IO																																																		
<p>Outputs 4..7</p> <p>Delete the media &amp; address that are not assigned to the outputs .</p>	<table border="1"> <thead> <tr> <th>S_IO.Slot0.WrDigitalOutput</th> <th>F [16]</th> <th>32</th> <th></th> <th>Public</th> <th>S_IO</th> </tr> </thead> <tbody> <tr><td></td><td>F</td><td></td><td>Write digital output 0 [.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Write digital output 1 [.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Write digital output 2 [.</td><td>Public</td><td>S_IO</td></tr> <tr><td></td><td>F</td><td></td><td>Write digital output 3 [.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.WrDigitalOutput4</td><td>F</td><td>S_IO.Slot0.WrDigitalOutput +.</td><td>Write digital output 4 [.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.WrDigitalOutput5</td><td>F</td><td>S_IO.Slot0.WrDigitalOutput +.</td><td>Write digital output 5 [.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.WrDigitalOutput6</td><td>F</td><td>S_IO.Slot0.WrDigitalOutput +.</td><td>Write digital output 6 [.</td><td>Public</td><td>S_IO</td></tr> <tr><td>I0.Slot0.WrDigitalOutput7</td><td>F</td><td>S_IO.Slot0.WrDigitalOutput +.</td><td>Write digital output 7 [.</td><td>Public</td><td>S_IO</td></tr> </tbody> </table>	S_IO.Slot0.WrDigitalOutput	F [16]	32		Public	S_IO		F		Write digital output 0 [.	Public	S_IO		F		Write digital output 1 [.	Public	S_IO		F		Write digital output 2 [.	Public	S_IO		F		Write digital output 3 [.	Public	S_IO	I0.Slot0.WrDigitalOutput4	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 4 [.	Public	S_IO	I0.Slot0.WrDigitalOutput5	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 5 [.	Public	S_IO	I0.Slot0.WrDigitalOutput6	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 6 [.	Public	S_IO	I0.Slot0.WrDigitalOutput7	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 7 [.	Public	S_IO
S_IO.Slot0.WrDigitalOutput	F [16]	32		Public	S_IO																																																		
	F		Write digital output 0 [.	Public	S_IO																																																		
	F		Write digital output 1 [.	Public	S_IO																																																		
	F		Write digital output 2 [.	Public	S_IO																																																		
	F		Write digital output 3 [.	Public	S_IO																																																		
I0.Slot0.WrDigitalOutput4	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 4 [.	Public	S_IO																																																		
I0.Slot0.WrDigitalOutput5	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 5 [.	Public	S_IO																																																		
I0.Slot0.WrDigitalOutput6	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 6 [.	Public	S_IO																																																		
I0.Slot0.WrDigitalOutput7	F	S_IO.Slot0.WrDigitalOutput +.	Write digital output 7 [.	Public	S_IO																																																		

## 4 Media Mapping

### 4.1 Symbol name & description

#### 4.1.1 RdDigitalIO

This array of 16 flags returns the states of each I/O whatever their configuration. We can read each flag separately with the symbol RdDigitalIO"y" where "y" = the number of the flag. Each flag corresponds to one I/O.




#### 4.1.2 RdOutputError

This array of 16 flags returns the status of the outputs. They indicate if an output is not functioning correctly and is set in high impedance. The module puts the outputs in high impedance if there is a short circuit, an overcurrent or the supply pins of the connectors are not powered when using output.


The module controls the outputs by pairs.

For example: if there is a short circuit on output 0 then the outputs 0 & 1 will be in high impedance and their respective status flags are set. The flags will be: RdOutputError = 00000000 00000011.



#### 4.1.3 WrDigitalOutput

This array of 16 flags contains the value you want writing on the outputs. Each flag corresponds to one output. If you write a flag whose I/O is not configured in output, nothing happens.



## 5 Direct input or output access in IL


With IL commands it is possible to do accesses to the module independent of the media mapping.

### 5.1 Symbol name & description

#### 5.1.1 RD\_DIGITAL\_IO\_0TO15

This symbol returns the states of each I/O whatever their configuration.

5




IL example:

```
RDPW IO.Slot0.IOAccess.RD_DIGITAL_IO_0TO15
      IO_0_15
```

#### 5.1.2 MASK\_RD\_DIGITALOUTPUT\_0TO15

This symbol gives us which I/O are configured in outputs. In case you want have only the outputs value from the symbol RD\_DIGITAL\_IO\_0TO15, you can do a mask.



IL example:

```
RDPW IO.Slot0.IOAccess.RD_DIGITAL_IO_0TO15
      IO_0_15

LD    MASK
      0.Slot0.IOAccess.MASK_RD_DIGITAL_OUTPUT_0TO15

AND   IO_0_15
      MASK
      OUT_0_15
```


### 5.1.3 RD\_OUTPUT\_ERROR\_0TO15

This symbol returns the status of the outputs. They indicate if an output is not functioning correctly and is set in high impedance. The module puts the outputs in high impedance if there is a short circuit, an overcurrent or the supply pins of the connectors are not powered when using output.

The module controls the outputs by pairs.

For example: if there is a short circuit on output 0 then the outputs 0 & 1 will be in high impedance and their respective status flags are set.

The flags will be: RD\_OUTPUT\_ERROR\_0TO15 = 00000000 00000011.




**IL example:**

```
RDPW IO.Slot0.IOAccess.RD_OUTPUT_ERROR_0TO15
      OE_0_15
```

### 5.1.4 RD\_FIRMWARE\_VERSION

This symbol returns the firmware version of the module in ASCII.



Example: if the RD\_FIRMWARE\_VERSION = 00000010 00000011 then the firmware version is 2.03.

**IL example:**

```
RDPW IO.Slot0.IOAccess.RD_FIRMWARE_VERSION
      FW_VERSION
```




### 5.1.5 RD\_MODULE\_STATUS

This symbol returns the status of the module. When there is no error all the bits are low. Symbol clears automatically after reading.

Communication Error: Sets when an error occurs during the communication between the PCD & the module.

Output Error: Sets when outputs are in high impedance because of short circuit, overcurrent or no power on connector.

Flash Error: Sets when module failed to save configuration into flash.




**IL example:**

```
RDPW IO.Slot0.IOAccess.RD_MODULE_STATUS
      Status
```

### 5.1.6 WR\_DIGITAL\_OUTPUT\_0TO15

This symbol is used to write the outputs. Each bit corresponds to one output. If you write a bit whose I/O is not configured in output, nothing happens.



**IL example:**

```
LD Data_Out
  0FFFFH
WRPW IO.Slot0.IOAccess.WR_DIGITAL_OUTPUT_0TO15
      Data_Out
```

## 5.2. Error PCD XOB 13

An XOB 13 is called in following cases:

- If module is not present into the PCD slot and Program tries to access it with 'Direct Access Instructions'
- During an internal reset of the module

If XOB13 is not programmed then Error Flags is set.






## **6 Direct input or output access in IL**

The XOB 13 error happens if the PCD wants communicate with the module but it is not in the slot.

In case of reset of the module (Watchdog UC), XOB13 happens if PCD try access to the module during restart.

## A Appendix

### A.1 Icons

	<p>In manuals, this symbol refers the reader to further information in this manual or other manuals or technical information documents. As a rule there is no direct link to such documents.</p>
	<p>This symbol warns the reader of the risk to components from electrostatic discharges caused by touch. Recommendation : at least touch the Minus of the system (cabinet of PGU connector) before coming in contact with the electronic parts. Better is to use a grounding wrist strap with its cable attached to the Minus of the system.</p>
	<p>This sign accompanies instructions that must always be followed.</p>
	<p>Explanations beside this sign are valid only for the Saia PCD® Classic series.</p>
	<p>Explanations beside this sign are valid only for the Saia PCD® xx7 series.</p>

**A.2 Address for Saia-Burgess Controls AG**

**Saia-Burgess Controls AG**

Route Jo-Siffert 4  
1762 Givisiez  
Switzerland

Email support: ..... [support@saia-pcd.com](mailto:support@saia-pcd.com)

Supportsite: ..... [www.sbc-support.com](http://www.sbc-support.com)

SBC site: ..... [www.saia-pcd.com](http://www.saia-pcd.com)

International Representatives &

SBC Sales Companies: ..... [www.saia-pcd.com/contact](http://www.saia-pcd.com/contact)

**Postal address for returns from customers of the Swiss Sales office**

**Saia-Burgess Controls AG**

Route Jo-Siffert 4  
1762 Givisiez  
Switzerland

